

Preliminary Product Information Photoflash Capacitor Charger for DSC

Feature

- 2.5V to 5.5V Supply Voltage Operating Range.
- Low Current Consumption: 1mA in operation.
- Adjustable Output Voltage.
- Adjustable Switch On-Time.
- · Charge Complete Indicator.
- · Built-in IGBT Driver.
- · Soft-Start Circuitry.
- Thermal Protection
- Charges Any Size Photoflash Capacitor.
- AT1454 with Auto-Refresh Function.
- AT1454A/B without Auto-Refresh Function.
- Small 10-lead MSOP Package.

Application

- · Digital / Film Camera Flash
- PDA / Cell Phone Flash.


Description

The AT1454 series is a charger IC for Photoflash capacitor with soft-start function, an IGBT driver for igniting flash tube, adjustable output voltage and adjustable switch on-time to perform energy transition on each charge cycle. The output voltage can be adjusted by simply changing the turn ratio of transformer. AT1454B is sensed by voltage divider connecting to the anode of the rectifying diode. The voltage sensing path is cut off when charging function to be completed to maintain minimum output voltage decay.

The device allows user to control automatic refresh rate on Charge pin. While the Ready pin signals that the capacitor is fully charged.

AT1454/AT1454A/AT1454B is available in MSOP-10 package.

Block Diagram




Aimtron reserves the right without notice to change this circuitry and specifications.

Tel: 886-3-563-0878 Fax: 886-3-563-0879 WWW: http://www.aimtron.com.tw
3/24/2006 REV:1.2 Email: service@aimtron.com.tw





Pin Configuration



Ordering Information

Part number	Package	Marking
AT1454M_GRE	MSOP-10, Green	AT1454, Date code with one bottom line
AT1454AM_GRE	MSOP-10, Green	AT1454A, Date code with one bottom line
AT1454BM_GRE	MSOP-10, Green	AT1454B, Date code with one bottom line

^{*}For more marking information, contact our sales representative directly

Pin Description

Pin N0.	Symbol	I/O	Description
1	CHARGE	I	Charge enable input
2	FB	I	Comparator input
3	TRIGGER	I	IGBT Trigger signal input.
4	I_{SEC}	I	Detecting transformer secondary current. Take care to use the correct phasing of the transformer.
5	GND	P	Ground
6	LX	I	Power MOSFET N-channel Drain. Connect Primary transformer. Take care to use the correct phasing of the transformer.
7	DRIVER	О	IGBT Driver output.
8	VCC	P	Power supply.
9	READY	O	Charge ready open drain output.
10	Rsense	I	A resistor from Rsense to VCC or V_{BAT} sets the constant On-time.

3/24/2006 REV:1.2



Preliminary Product Information
Photoflash Capacitor Charger for DSC

Absolute Maximum Ratings*1

Parameter	Rated Value	Unit	
VCC , TRIGGER , DRIVER , CHARGE ,	-0.3 to +6.0	V	
LX voltage	+30	V	
SEC Current	±300	mA	
Continuous power dissipation (MSOP-10,7	555	mW	
Junction Temperature	125	$^{\circ}\!\mathbb{C}$	
Lead Temperature (Soldering 10 sec)	260	$^{\circ}\!\mathbb{C}$	
Storage Temperature	-40~125	$^{\circ}\!\mathbb{C}$	
ESD Susceptibility*2	HBM	2	KV
	MM	200	V

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Device are ESD sensitive. Handling precaution recommended. The Human Body model is a 100pF capacitor discharged through a $1.5 \mathrm{K}\Omega$ resistor into each pin.

Recommended Operation Conditions

Parameter	Symbol	Values			Unit
		Min.	Тур.	Max.	Omt
Power supply voltage	VCC	2.5	_	+5.5	V
Operating temperature	Тор	-30	+25	+85	$^{\circ}\!\mathbb{C}$
LX voltage	V_{LX}	VCC	_	28	V

3/24/2006 REV:1.2



Preliminary Product Information Photoflash Capacitor Charger for DSC

Electrical Characteristics


(VCC=3.3V, Ta= $\pm 25^{\circ}$ C, unless otherwise noted)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Input operating voltage	VCC		2.5	_	5.5	V
Input under-voltage threshold	V_{UVLO}	VCC falling		2.1	_	V
VCC UVLO hysteresis				100	_	mV
Feedback voltage	V_{FB}	Ta=+25°C	1.08	1.10	1.12	V
Shutdown current	I_{OFF}	CHARGE pin=GND		0.01	1	μΑ
Quiescent Current	Icc	No Switching , FB=1.2V	_	40	60	μΑ
Primary side current limit	I _{LX(MAX)}			2.5	_	A
Secondary side transit current	Isec			5	_	mA
LX Switch On-Resistance	R _{LX(ON)}	I _{LX} =2A		0.17	_	Ω
LX Leakage Current	I_{LC}	V _{LX} =28V		0.01	6	μΑ
ICDTD : D' : .	tr	VCC=3.3V, C _L =3900pF	_	55	_	ns
IGBT Driver Rising time		VCC=3.3V, C _L =8200pF		90	_	ns
IODED : E III		VCC=3.3V, C _L =3900pF	_	55	_	ns
IGBT Driver Falling time	tf	VCC=3.3V, C _L =8200pF	_	90	_	ns
IGBT Trigger signal high			0.45Vc c	_	_	V
IGBT Trigger signal low				_	0.3Vcc	V
Charge input voltage high	V _{ON}	0.1V hysteresis	0.9	_	_	V
Charge input voltage low	V_{OFF}		_		0.8	V
Charge pin Bias current		V _{CHARGE} =3.3V	_	3	_	μΑ
Ready output signal high		100kΩ from Vcc to Ready pin	_	3.27	_	V
Ready output signal low		33μA into Ready pin		1.0	0	mV
Thermal Shutdown			_	140	_	$^{\circ}\!\mathbb{C}$


3/24/2006 REV:1.2



Timing Chart



AT1454 Auto-Refresh Mode




AT1454A/B Charge Toggle-Refresh (Soft-ware control)Mode


3/24/2006 REV:1.2

Typical Operating Characteristics

 V_{LX} & Primary Current $\,$, Time(1us/Div) $\,$ [CH2:V_{LX}; CH4:I_{PRI}] $\,$




 V_{LX} & Primary Current , Time(1us/Div) [CH2: V_{LX} ; CH4: I_{PRI}]




3/24/2006 REV:1.2

 $V_{LX} \ \& \ Secondary \ Current \ \ , \ Time(1us/Div) \ \ \ [CH2:V_{LX}; \ CH4:I_{SEC}]$




Charging waveform without auto-refresh function , Time(1 s/Div) VCC=3.3V, V_{BAT} =4.2V, C=120uF



CH1:READY CH2:CHARGE CH3:Output Voltage CH4:Input Current

Preliminary Product Information Photoflash Capacitor Charger for DSC

Charging waveform with auto-refresh function , Time(1 s/Div) $VCC{=}3.3V, V_{BAT}{=}3.0V, C{=}47uF$




CH1:READY CH2:CHARGE CH3:Output Voltage CH4:Input Current

3/24/2006 REV:1.2




Application Circuit




3/24/2006 REV:1.2





10





11





Application Information

AT1454 series is designed to precise control of switching current to charge photoflash capacitors quickly and efficiently. When the Charge pin is first driven high, a one shot set SR latches in the correct state. The built-in power MOSFET turns on and primary current ramps up linearly according to V_{BAT} and primary inductance. Comparator monitors the switch On-time and when the switch on-time reaches limit value, MOSFET is turned off. During this phase, stored energy of primary transformer is delivered to the photoflash capacitor via the secondary and diode. The secondary current is decreased linearly at a rate determined by the secondary inductance. The secondary current is monitored by the Isec pin. When the secondary current drops below 10mA, the fires a one shot will turn on MOSFET. The charging cycle repeats to deliver power to the output.

AT1454 series can adjust external resistance R_{SENSE} to set N-MOS switch on-time, but switch on-time value must match with electrical characteristic of transformer. It is usually equal to or less than saturation current of transformer otherwise transformer will be saturated. Therefore, efficiency will be reduced.

The output voltage is detected by a voltage divider connecting to output capacitor. When the output voltage reaches the desired voltage set by resistive voltage-divider, comparator output goes high which resets the master latch and disable the charging block. The N-channel MOSFET is turned off pulling the Ready pin high, indicating that the part has finished charging. Power delivery can be restarted automatically when feedback voltage is less than 90% of reference voltage. Power delivery can only be restarted by toggling the Charge pin. The Charge pin gives full control of the part to the user. The IGBT buffer will provide a sufficient current to drive IGBT to ignite flash tube.

Transformer Design

The Fly-back transformer is a key element for AT1454 series. It must be designed carefully and checked that it does not cause excessive current or voltage on any pin of the part. The first transformer parameter that needs to be set is the turns ratio N, should be high enough so that the absolute maximum voltage rating for the NMOS drain to source voltage is not exceeded. Choose the minimum turns ratio according to following formula:

$$N_{\mathit{MIN}} \geq \frac{V_{\mathit{OUT}}}{V_{\mathit{DS(MAX)}} - V_{\mathit{BAT}}}$$





Vout: Target Output Voltage

V_{DS(MAX)}:Maximum drain to source voltage of NMOS.

Adjustable Output Voltage

The AT1454/1454A/B senses output voltage by a voltage divider connecting to output terminal. R7 to (R8+R9) ratio determines the output voltage as shown in the application circuit Figure 1. The feedback reference voltage is 1.1V. Calculate the remaining resistors with following equations:

$$V_{OUT} = V_{FB} \times (1 + \frac{R_8 + R_9}{R_7})$$

R8and R9 must be greater than 0805 size resistor for enduring secondary HV.

Rectifying Diode

The rectifying diode should be low capacitance type with sufficient reverse recovery-voltage and forward current ratings. The peak reverse recovery-voltage that diode is approximately:

$$V_{PK-R} \cong V_{OUT} + (N \times V_{CC})$$

The peak current of the diode is simply:

$$I_{PK-SEC} = I_{PK-PRI} / N$$

Primary Inductance

A fly-back transformer needs to store substantial amounts of energy in the core during each switching cycle. The transformer will generally require an air gap. The use of an air gap in the core makes the energy storage. While the power switch is off, energy transferred to the output capacitor is proportional to the primary inductance for a constant primary current. The primary inductance needs to be equal or larger than a certain minimum value to ensure that AT1454 series has adequate time to respond to the fly-back waveform. The switch off time should be 500ns or larger for the AT1454 series. The minimum inductance can be calculated with the following formula:

$$L_{\mathit{PRI}} \geq \frac{500 \! \times \! 10^{-9} \times V_{\mathit{OUT}}}{N \! \times \! I_{\mathit{PK-PRI}}}$$

Vout: Target Output Voltage N: Transformer Turns Ratio I_{PK-PRI}: Primary Peak Current

3/24/2006 REV:1.2





Leakage Inductance and Parasitic Capacitance


The leakage inductance on the primary of the transformer results in the first spike voltage when NMOS turns off. The spike voltage is proportional to the leakage inductance. The spike voltage must not exceed the dynamic rating of the NMOS drain to source voltage. It is important not to minimize the leakage inductance to a very low level. Although this would result in a very low leakage spike, the parasitic capacitance of the transformer will be high between windings. This will result in the initial spike of current in the primary becoming excessively high while the NMOS turns on. Therefore, trade off is necessary between leakage inductance and parasitic capacitance.


Spike Voltage @Switching , Time(1us/Div)

 $V_{LX}(5V/Div)$, $I_{PRI}(1A/Div)$

Swing Current @Switching, Time(1us/Div)

 $V_{LX}(10V/Div)$, $I_{PRI}(1A/Div)$





Email: service@aimtron.com.tw

CH1:V_{LX}; CH2:Input Current

Transformer Secondary Capacitance

The total capacitance on the secondary of the transformer will severely affect the efficiency of the circuit. Any secondary capacitance is multiplied by N^2 when reflected to the primary. Since this capacitance forms a resonant circuit with the primary leakage inductance of the transformer. As such, both the primary leakage inductance and secondary side capacitance should be minimized.

3/24/2006 REV:1.2



Adjustable Input Current

The AT1454/1454A/B can adjust N-MOS switch on-time by a resistor connecting to Rsense pin. This resistor determines the primary peak current and on-time of primary N-MOS as the following equation:


$$\begin{split} I_{PK-PRI} &= \frac{V_{BAT} \times 2 \times 10^{-6}}{V_{Rsense} \times L_{PRI}}, V_{Rsense} = V_{BAT} (or, V_{CC}) \times \frac{25 K\Omega}{R_4 + 25 K\Omega} \\ T_{ON} &= \frac{I_{PK-PRI} \times L_{PRI}}{V_{BAT}} \end{split}$$

where

L_{PRI}: primary inductance (μH) I_{PK-PRI}: peak primary current (A)

R4: It is recommended several $K\Omega$ grade

If setting constant on-time by a resistor R10 is connected to VCC, then R4 resistor need to remove from application circuitry. In this case, on-time is a constant. At another topology, if R4 connect to VBAT to set constant on-time, then R10 need to remove from application circuitry. However, on-time can change dependent on VBAT because battery voltage level is different from full energy to low power. External capacitor Css is connected to VCC and Rsense to perform soft-start function to reduce inrush current on VBAT input current and avoid the internal switching noise.



3/24/2006 REV:1.2



Preliminary Product Information Photoflash Capacitor Charger for DSC


Auto-Refresh

AT1454 supports auto-refresh function required in some DCS application. When the output capacitor is charged complete, the READY pin will goes high and Vout will decrease slightly due to leakage current. The refresh block trip point is $V_{FB}x90\%$. While the Vout is decreased to the refresh trip point, it enables the charge block, disable the refresh block and pull low the READY pin. This cycle of recharge operation will repeat again until charge pin is pulled low.

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the AT1454 series. When the junction temperature exceeds Tj=140 $^{\circ}$ C, a thermal sensor activates the thermal protection, which shuts down the IC, allowing the IC to cool. Once the device cools down by 15 $^{\circ}$ C, IC will automatically recover normal operation. For continuous operation , do not exceed the absolute maximum junction-temperature rating of Tj=130 $^{\circ}$ C.

Prevent the Leakage of READY pin



If pull-high resistor of READY signal connect to Charge pin, then it can reduce power consumption on pull-high resistor of READY during charge pin goes low.

Board Layout

The high voltage operation of the AT1454/AT1454A/AT1454B demands careful attention to board layout. You will not get advertised performance with careless layout. Keep the area for the high voltage end of the secondary as small as possible. Also note the larger than minimum spacing for all high voltage nodes in order to meet breakdown voltage requirements for the circuit board. Remember that lethal voltages are present in this circuit. Use caution when working with the circuit.

3/24/2006 REV:1.2



(0.17 - 0.27)

Email: service@aimtron.com.tw



Preliminary Product Information Photoflash Capacitor Charger for DSC

Outline 10-pin MSOP

TYP ALL LEADS

(3.00)MSOP-10 10 TA A A A A 0.193 (4.90) HHHIndex Area 0.118 (3.00) 0.043 (1.10) 4x 5°-15° 0°-8° 0.000 - 0.006 ALL ĻEADS (0.00 - 0.15) SEATING PLANE 0.003 - 0.009 0.007-0.011 TYP 0.020

(0.50)

TYP

0.016 - 0.032


(0.40 - 0.80)

TYP ALL LEADS

3/24/2006 REV:1.2



Reflow Profiles



Profile Feature	Sn-Pb Eutectic Assembly		Pb-Free Assembly		
	Large Body Pkg. thickness ≥2.5mm or Pkg. volume ≥350mm ³	Small Body Pkg. thickness <2.5mm or Pkg. volume <350mm ³	Large Body Pkg. thickness ≥2.5mm or Pkg. volume ≥350mm ³	Small Body Pkg. thickness ≥2.5mm or Pkg. volume ≥350mm ³	
Average ramp-up rate (T _L to T _P)	3°C/second max.		3°C/second max.		
Preheat -Temperature Min(Tsmin) -Temperature Max (Tsmax) -Time (min to max)(ts) Tsmax to T ₁	150	0°C 0°C seconds	150°C 200°C 60-180 seconds 3°C/second max.		
-Ramp-up Rate			5 6/3ccond max.		
Time maintained above: -Temperature (TL) -Time (tL)	183°C 60-150 seconds		217°C 60-150 seconds		
Peak Temperature(T _P)	225+0/-5°C	240+0/-5°C	245+0/-5°C	250+0/-5°C	
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	10-30 seconds	10-30 seconds	20-40 seconds	
Ramp-down Rate	6°C/second max.		3°C/second max.		
Time 25°C to Peak Temperature	k 6 minutes max. 8 minutes max.			s max.	

^{*}All temperatures refer to topside of the package, measured on the package body surface.

3/24/2006 REV:1.2