Preliminary User's Manual



78K0/KE2

8-Bit Single-Chip Microcontrollers

μPD78F0531 μPD78F0532 μPD78F0533 μPD78F0534 μPD78F0535 μPD78F0536 μPD78F0537 μPD78F0537

Document No. U17260EJ2V0UD00 (2nd edition) Date Published February 2005 N CP(K)

© NEC Electronics Corporation 2005 Printed in Japan [MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

EEPROM is a trademark of NEC Electronics Corporation.

Windows is a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

SuperFlash[®] is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics products depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT] http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) Santa Clara, California	NEC Electronics (Europe) GmbH Duesseldorf, Germany	NEC Electronics Hong Kong Ltd. Hong Kong
Tel: 408-588-6000 800-366-9782	Tel: 0211-65030	Tel: 2886-9318
	 Sucursal en España 	NEC Electronics Hong Kong Ltd.
	Madrid, Spain	Seoul Branch
	Tel: 091-504 27 87	Seoul, Korea
		Tel: 02-558-3737
	 Succursale Française 	
	Vélizy-Villacoublay, France	NEC Electronics Shanghai Ltd.
	Tel: 01-30-675800	Shanghai, P.R. China
		Tel: 021-5888-5400
	• Filiale Italiana	
	Milano, Italy	NEC Electronics Taiwan Ltd.
	Tel: 02-66 75 41	Taipei, Taiwan
	Branch The Netherlands	Tel: 02-2719-2377
	Eindhoven, The Netherlands	NEC Electronics Singapore Pte. Ltd.
	Tel: 040-244 58 45	Navana Osusana Olasana ana

• Tyskland Filial Taeby, Sweden Tel: 08-63 80 820

 United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133

Novena Square, Singapore Tel: 6253-8311

INTRODUCTION

Readers	 This manual is intended for user engineers who wish to understand the functions of the 78K0/KE2 and design and develop application systems and programs for these devices. The target products are as follows. 78K0/KE2: μPD78F0531, 78F0532, 78F0533, 78F0534, 78F0535, 78F0536, 78F0537, 78F0537D 		
Purpose	This manual is intended to give users an understanding of the functions described in the Organization below.		
Organization	o two parts: this manual and the instructions		
	78K0/KE2	78K/0 Series	
	User's Manual	User's Manual	
	(This Manual)	Instructions	
	Pin functions	CPU functions	
	Internal block functions	Instruction set	
	Internupts	 Explanation of each instruction 	
	Other on-chip peripheral functionsElectrical specifications (target)		
How to Read This Manual	It is assumed that the readers of this a engineering, logic circuits, and microcontr	manual have general knowledge of electrical rollers.	
	 To gain a general understanding of fur → Read this manual in the order of the 		
	How to interpret the register format:		
	→ For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the RA78K0, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0.		
	 To check the details of a register when you know the register name: → Refer to APPENDIX B REGISTER INDEX. 		
	 To know details of the 78K/0 Series in 		
		78K/0 Series Instructions User's Manual	

Conventions	Data significance: Active low representations:	Higher digits on the left and lower digits on the right $\overrightarrow{\text{xxx}}$ (overscore over pin and signal name)
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numerical representations:	Binary ····×××× or ××××B
		Decimal ···· ××××
		Hexadecimal ····××××H

Related Documents	The related documents indicated in this publication may include preliminary versions.
	However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
78K0/KE2 User's Manual	This manual
78K/0 Series Instructions User's Manual	U12326E

Documents Related to Development Tools (Software) (User's Manuals)

Document Name		Document No.
RA78K0 Ver. 3.80 Assembler Package	Operation	U17199E
	Language	U17198E
	Structured Assembly Language	U17197E
CC78K0 Ver. 3.70 C Compiler	Operation	U17201E
	Language	U17200E
SM+ System Simulator	Operation	U17246E
	External Part User Open Interface Specifications	U17247E
ID78K0-QB Ver. 2.81 Integrated Debugger	Operation	U16996E
PM plus Ver. 5.20		U16934E

Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
QB-78K0KX2 In-Circuit Emulator	To be prepared

Documents Related to Flash Memory Programming

Document Name	Document No.
PG-FP4 Flash Memory Programmer User's Manual	U15260E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE – Products and Packages –	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

CONTENTS

CHAPTE	R 1 OL	UTLINE	17			
1.1	Featur	es				
1.2	2 Applications					
1.3	Ordering Information					
1.4						
1.5	78K0/Kx2 Series Lineup					
1.6	Block	Diagram				
1.7	Outline	e of Functions	25			
СНАРТЕ	R 2 PI	N FUNCTIONS	27			
2.1	Pin Fu	nction List	27			
2.2	Descri	ption of Pin Functions	31			
	2.2.1	P00 to P06 (port 0)	31			
	2.2.2	P10 to P17 (port 1)	32			
	2.2.3	P20 to P27 (port 2)	33			
	2.2.4	P30 to P33 (port 3)	33			
	2.2.5	P40 to P43 (port 4)	34			
	2.2.6	P50 to P53 (port 5)	34			
	2.2.7	P60 to P63 (port 6)	34			
	2.2.8	P70 to P77 (port 7)				
	2.2.9	P120 to P124 (port 12)	35			
	2.2.10	P130 (port 13)	35			
	2.2.11	P140 and P141 (port 14)				
	2.2.12	AVREF				
	2.2.13	AVss				
	2.2.14	RESET				
	2.2.15	REGC				
	2.2.16	VDD and EVDD				
	2.2.17	Vss and EVss				
	2.2.18	FLMD0				
2.3	Pin I/O	Circuits and Recommended Connection of Unused Pins	38			
CHAPTE	R 3 CF	PU ARCHITECTURE	42			
3.1	Memo	ry Space	42			
	3.1.1	Internal program memory space	51			
	3.1.2	Bank area (µPD78F0536, 78F0537, and 78F0537D only)	53			
	3.1.3	Internal data memory space	54			
	3.1.4	Special function register (SFR) area	55			
	3.1.5	Data memory addressing	56			
3.2		ssor Registers				
	3.2.1	Control registers				
	3.2.2	General-purpose registers				
	3.2.3	Special function registers (SFRs)				
3.3	Instruc	ction Address Addressing	74			

	3.3.1	Relative addressing	74
	3.3.2	Immediate addressing	
	3.3.3	Table indirect addressing	
	3.3.4	Register addressing	
3.4	Opera	nd Address Addressing	77
	3.4.1	Implied addressing	
	3.4.2	Register addressing	
	3.4.3	Direct addressing	
	3.4.4	Short direct addressing	80
	3.4.5	Special function register (SFR) addressing	81
	3.4.6	Register indirect addressing	82
	3.4.7	Based addressing	83
	3.4.8	Based indexed addressing	
	3.4.9	Stack addressing	85
CHAPTE	ER 4 PO	ORT FUNCTIONS	86
4.1	Port F	unctions	
4.2		Configuration	
	4.2.1	Port 0	
	4.2.2	Port 1	
	4.2.3	Port 2	
	4.2.4	Port 3	
	4.2.5	Port 4	
	4.2.6	Port 5	
	4.2.7	Port 6	
	4.2.8	Port 7	
	4.2.9	Port 12	
	4.2.10	Port 13	
	4.2.11	Port 14	
4.3	Regist	ters Controlling Port Function	110
4.4	Port F	unction Operations	115
	4.4.1	Writing to I/O port	115
	4.4.2	Reading from I/O port	115
	4.4.3	Operations on I/O port	115
CHAPTE	ER 5 CI	LOCK GENERATOR	116
5.1	Functi	ions of Clock Generator	116
5.2		guration of Clock Generator	
5.3		ters Controlling Clock Generator	
5.4	System Clock Oscillator		
0.4	5.4.1	X1 oscillator	
	5.4.2	XT1 oscillator	
	5.4.3	When subsystem clock is not used	
	5.4.4	High-speed Ring-OSC oscillator	
	5.4.5	Low-speed Ring-OSC oscillator	
	5.4.6	Prescaler	
5.5		Generator Operation	
5.6	Controlling Clock		

	5.6.1 Control	ling high-speed system clock	133		
	5.6.2 Control	ling high-speed Ring-OSC clock	135		
	5.6.3 Control	ling subsystem clock	137		
	5.6.4 Control	ling low-speed Ring-OSC clock	138		
	5.6.5 Clocks	supplied to CPU and peripheral hardware	139		
	5.6.6 CPU clo	ock status transition diagram	140		
	5.6.7 Condition	on before changing CPU clock and processing after changing CPU clock	145		
CHAPTE	R 6 16-BIT TIN	IER/EVENT COUNTERS 00 AND 01	146		
6.1	Functions of 1	6-Bit Timer/Event Counters 00 and 01	146		
6.2		of 16-Bit Timer/Event Counters 00 and 01			
6.3	-	trolling 16-Bit Timer/Event Counters 00 and 01			
6.4	-	6-Bit Timer/Event Counters 00 and 01			
	•	I timer operation			
		utput operations			
		vidth measurement operations			
		al event counter operation			
		-wave output operation			
	•	ot pulse output operation			
6.5		6-Bit Timer/Event Counters 00 and 01			
0.0					
СНАРТЕ	R 7 8-BIT TIM	ER/EVENT COUNTERS 50 AND 51	190		
7.1	Functions of 8	-Bit Timer/Event Counters 50 and 51	100		
7.2		of 8-Bit Timer/Event Counters 50 and 51			
7.2	-	trolling 8-Bit Timer/Event Counters 50 and 51			
7.4	-	8-Bit Timer/Event Counters 50 and 51			
1.4	•	ion as interval timer			
	•	ion as external event counter			
	1	-wave output operation			
	•	-wave output operation			
7.5		Bit Timer/Event Counters 50 and 51			
CHAPTE	R 8 8-BIT TIMI	ERS H0 AND H1	208		
8.1	Functions of 8	-Bit Timers H0 and H1	208		
8.2		of 8-Bit Timers H0 and H1			
8.3	-	trolling 8-Bit Timers H0 and H1			
8.4	-	-Bit Timers H0 and H1			
••••	•	on as interval timer/square-wave output			
	•	ion as PWM output mode			
		generator mode operation (8-bit timer H1 only)			
	o. no oumor				
СНАРТ	R 9 WATCH T	IMER	233		
9.1	Functions of W	Vatch Timer	233		
9.2	Configuration of Watch Timer 23				
9.3	Register Contr	olling Watch Timer	235		
9.4	Watch Timer O	perations	237		
	9.4.1 Watch t	timer operation	237		

	9.4.2 Interval timer operation	238
9.5	Cautions for Watch Timer	
CHAPTE	R 10 WATCHDOG TIMER	
10.1	Functions of Watchdog Timer	
10.2	Configuration of Watchdog Timer	
10.3	Register Controlling Watchdog Timer	
10.4	Operation of Watchdog Timer	
	10.4.1 Controlling operation of watchdog timer	
	10.4.2 Setting overflow time of watchdog timer	
	10.4.3 Setting window open period of watchdog timer	245
CHAPTE	R 11 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	
11.1	Functions of Clock Output/Buzzer Output Controller	247
11.2	Configuration of Clock Output/Buzzer Output Controller	
11.3	Registers Controlling Clock Output/Buzzer Output Controller	
11.4	Operations of Clock Output/Buzzer Output Controller	
	11.4.1 Operation as clock output	
	11.4.2 Operation as buzzer output	
CHAPTE	R 12 A/D CONVERTER	251
12.1	Function of A/D Converter	
12.2	Configuration of A/D Converter	
12.3	Registers Used in A/D Converter	
12.4	A/D Converter Operations	
	12.4.1 Basic operations of A/D converter	262
	12.4.2 Input voltage and conversion results	264
	12.4.3 A/D converter operation mode	265
12.5	How to Read A/D Converter Characteristics Table	
12.6	Cautions for A/D Converter	
CHAPTE	R 13 SERIAL INTERFACE UART0	273
13.1	Functions of Serial Interface UART0	
13.2	Configuration of Serial Interface UART0	
13.3	Registers Controlling Serial Interface UART0	
13.4	Operation of Serial Interface UART0	
	13.4.1 Operation stop mode	
	13.4.2 Asynchronous serial interface (UART) mode	
	13.4.3 Dedicated baud rate generator	289
CHAPTE	R 14 SERIAL INTERFACE UART6	
14.1	Functions of Serial Interface UART6	
14.2	Configuration of Serial Interface UART6	
14.3	Registers Controlling Serial Interface UART6	
14.4	Operation of Serial Interface UART6	
	14.4.1 Operation stop mode	

	14.4.2	Asynchronous serial interface (UART) mode	311
	14.4.3	Dedicated baud rate generator	325
CHAPTER	R 15 SE	ERIAL INTERFACES CSI10 AND CSI11	332
15.1	Functio	ons of Serial Interfaces CSI10 and CSI11	332
15.2		uration of Serial Interfaces CSI10 and CSI11	
15.3		ers Controlling Serial Interfaces CSI10 and CSI11	
15.4	-	ion of Serial Interfaces CSI10 and CSI11	
1011	15.4.1	Operation stop mode	
	15.4.2	3-wire serial I/O mode	
	101112		
CHAPTER	R 16 SE	ERIAL INTERFACE IIC0	351
16.1	Functio	ons of Serial Interface IIC0	351
16.2	Configu	uration of Serial Interface IIC0	354
16.3	Registe	ers to Control Serial Interface IIC0	357
16.4		Mode Functions	
	16.4.1	Pin configuration	
16.5	I ² C Bus	Definitions and Control Methods	371
	16.5.1	Start conditions	371
	16.5.2	Addresses	
	16.5.3	Transfer direction specification	
	16.5.4	Acknowledge (ACK) signal	373
	16.5.5	Stop condition	374
	16.5.6	Wait signal (WAIT)	
	16.5.7	Interrupt request (INTIIC0) generation timing and wait control	
	16.5.8	Address match detection method	
	16.5.9	Error detection	
	16.5.10	Extension code	378
	16.5.11	Arbitration	379
	16.5.12	Wake-up function	
	16.5.13	Communication reservation	
	16.5.14	Other cautions	
	16.5.15	Communication operations	
	16.5.16	Timing of I ² C interrupt request (INTIIC0) occurrence	
16.6	Timing	Charts	409
CHAPTER		ULTIPLIER/DIVIDER ¢PD78F0534, 78F0535, 78F0536, 78F0537, AND 78F0537D ONLY)	116
	•		
17.1		ons of Multiplier/Divider	
17.2	•	uration of Multiplier/Divider	
17.3	-	er Controlling Multiplier/Divider	
17.4	-	ions of Multiplier/Divider	
	17.4.1	Multiplication operation	
	17.4.2	Division operation	
CHAPTER	R 18 IN	TERRUPT FUNCTIONS	425
18.1	merru	ot Function Types	

18.2	Interrupt Sources and Configuration	
18.3	Registers Controlling Interrupt Functions	429
18.4	Interrupt Servicing Operations	437
	18.4.1 Maskable interrupt acknowledgement	437
	18.4.2 Software interrupt request acknowledgement	
	18.4.3 Multiple interrupt servicing	
	18.4.4 Interrupt request hold	
CHAPTER	R 19 KEY INTERRUPT FUNCTION	444
19.1	Functions of Key Interrupt	
19.2	Configuration of Key Interrupt	
19.3	Register Controlling Key Interrupt	445
CHAPTER	20 STANDBY FUNCTION	446
20.1	Standby Function and Configuration	
20.1	20.1.1 Standby function	
	20.1.1 Standby function	
20.2	Standby Function Operation	
20.2	20.2.1 HALT mode	
	20.2.1 FIALT mode	-
	20.2.2 STOP mode	404
CHAPTER	21 RESET FUNCTION	459
21.1	Register for Confirming Reset Source	467
CHAPTER	R 22 POWER-ON-CLEAR CIRCUIT	468
22.1	Functions of Power-on-Clear Circuit	468
22.2	Configuration of Power-on-Clear Circuit	469
22.3	Operation of Power-on-Clear Circuit	469
22.4	Cautions for Power-on-Clear Circuit	470
		(==
CHAPTER	23 LOW-VOLTAGE DETECTOR	
23.1	Functions of Low-Voltage Detector	472
23.2	Configuration of Low-Voltage Detector	472
23.3	Registers Controlling Low-Voltage Detector	473
23.4	Operation of Low-Voltage Detector	476
	23.4.1 When used as reset	
	23.4.2 When used as interrupt	
23.5	Cautions for Low-Voltage Detector	485
CHAPTER	24 OPTION BYTE	488
CHAPTER	25 FLASH MEMORY	
25.1	Internal Memory Size Switching Register	490
25.2	Bank Select Register (µPD78F0536, 78F0537, and 78F0537D Only)	491
25.3	Internal Expansion RAM Size Switching Register	492

25.4	Writing	with Flash Programmer	493
25.5	Progra	mming Environment	496
25.6	Commu	unication Mode	496
25.7	Handlir	ng of Pins on Board	498
	25.7.1	FLMD0 pin	.498
	25.7.2	Serial interface pins	.498
	25.7.3	RESET pin	.500
	25.7.4	Port pins	.500
	25.7.5	REGC pin	.500
	25.7.6	Other signal pins	.500
	25.7.7	Power supply	.500
25.8	Progra	mming Method	501
	25.8.1	Controlling flash memory	.501
	25.8.2	Flash memory programming mode	.501
	25.8.3	Selecting communication mode	.502
	25.8.4	Communication commands	.503
25.9	Flash M	lemory Programming by Self-Writing	50 4
25.10	Boot S	wap Function	507
	25.10.1	Outline of boot swap function	.507
26.1	Securit	N-CHIP DEBUG FUNCTION (µPD78F0537D ONLY)	508
CHAPTER	R 27 IN	ISTRUCTION SET	510
27.1	Conver	ntions Used in Operation List	510
	27.1.1	Operand identifiers and specification methods	.510
	27.1.2	Description of operation column	.511
	27.1.3	Description of flag operation column	.511
27.2	Operati	ion List	512
27.3	Instruc	tions Listed by Addressing Type	520
CHAPTER	R 28 EI	LECTRICAL SPECIFICATIONS (TARGET)	523
CHAPTEF	R 29 P/	ACKAGE DRAWINGS	540
		AUTIONS FOR WAIT	
30.1		ns for Wait	
30.2	Periphe	eral Hardware That Generates Wait	542
APPENDI	X A DI	EVELOPMENT TOOLS	543
A.1	Softwa	re Package	545
A.2	Langua	age Processing Software	545
A.3	Contro	I Software	546
A.4	Flash M	lemory Writing Tools	546
A.5	Debugg	ging Tools (Hardware)	547
A.6	Dobug	ging Tools (Software)	548

APPENDI	X B REGISTER INDEX	549
B.1	Register Index (In Alphabetical Order with Respect to Register Names)	549
B.2	Register Index (In Alphabetical Order with Respect to Register Symbol)	553
APPENDI	X C REVISION HISTORY	557
C.1	Major Revisions in This Edition	557

CHAPTER 1 OUTLINE

1.1 Features

- O Minimum instruction execution time can be changed from high speed (0.1 μs: @ 20 MHz operation with high-speed system clock) to ultra low-speed (122 μs: @ 32.768 kHz operation with subsystem clock)
- O General-purpose register: 8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)
- O ROM, RAM capacities

lten	Program Memory		Data Memory					
Part Number	(ROM)		Internal High-Speed RAM ^{Note}	Internal Expansion RAM ^{Note}				
μPD78F0531	Flash memory ^{Note}	16 KB	768 bytes	-				
μPD78F0532		24 KB	1 KB					
μPD78F0533		32 KB						
μPD78F0534		48 KB		1 KB				
μPD78F0535		60 KB		2 KB				
μPD78F0536		96 KB		4 KB				
μPD78F0537, 78F0537D		128 KB		6 KB				

- **Note** The internal flash memory, internal high-speed RAM capacities, and internal expansion RAM capacities can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).
- O On-chip single-power-supply flash memory
- O Self-programming (with boot swap function)
- O On-chip debug function (μ PD78F0537D only)
- O On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- O Short startup is possible via the CPU default start using the on-chip high-speed Ring-OSC
- O On-chip watchdog timer (operable with the on-chip low-speed Ring-OSC clock)
- O On-chip multiplier/divider (µPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D only)
- O On-chip key interrupt function
- O On-chip clock output/buzzer output controller
- O I/O ports: 55 (N-ch open drain: 4)
- O Timer
 - µPD78F0531, 78F0532, 78F0533: 7 channels
 - µPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D: 8 channels
- O Serial interface
 - µPD78F0531, 78F0532, 78F0533: 3 channels
 - (UART (LIN (Local Interconnect Network)-bus supported): 1 channel, CSI/UART^{Note}: 1 channel, I²C: 1 channel) μ PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D: 4 channels
 - (UART (LIN (Local Interconnect Network)-bus supported: 1 channel, CSI/UART^{№te}: 1 channel, CSI: 1 channel, I²C: 1 channel)
- O 10-bit resolution A/D converter: 8 channels
- O Power supply voltage: VDD = 1.8 to 5.5 V
- O Operating ambient temperature: $T_A = -40$ to $+85^{\circ}C$

Note Select either of the functions of these alternate-function pins.

Caution The operating voltage range may be changed after evaluation of the device.

1.2 Applications

- O Automotive equipment
 - System control for body electricals (power windows, keyless entry reception, etc.)
 - Sub-microcontrollers for control
- O Home audio, car audio
- O AV equipment
- O PC peripheral equipment (keyboards, etc.)
- O Household electrical appliances
 - Outdoor air conditioner units
 - Microwave ovens, electric rice cookers
- O Industrial equipment
 - Pumps
 - Vending machines
 - FA (Factory Automation)


1.3 Ordering Information

• Flash memory version

Part Number	Package
μPD78F0531GB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
μ PD78F0531GC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μ PD78F0531GK-UET	64-pin plastic LQFP (12 \times 12)
μ PD78F0532GB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
μ PD78F0532GC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μ PD78F0532GK-UET	64-pin plastic LQFP (12 \times 12)
μ PD78F0533GB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
μ PD78F0533GC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μ PD78F0533GK-UET	64-pin plastic LQFP (12 \times 12)
μ PD78F0534GB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
μ PD78F0534GC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μ PD78F0534GK-UET	64-pin plastic LQFP (12 \times 12)
μ PD78F0535GB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
μ PD78F0535GC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μ PD78F0535GK-UET	64-pin plastic LQFP (12 $ imes$ 12)
μ PD78F0536GB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
μ PD78F0536GC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μ PD78F0536GK-UET	64-pin plastic LQFP (12 $ imes$ 12)
μ PD78F0537GB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
μ PD78F0537GC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μ PD78F0537GK-UET	64-pin plastic LQFP (12 $ imes$ 12)
μ PD78F0537DGB-UEU	64-pin plastic LQFP (10 $ imes$ 10)
µPD78F0537DGC-UBS	64-pin plastic LQFP (14 $ imes$ 14)
μPD78F0537DGK-UET	64-pin plastic LQFP (12 $ imes$ 12)

1.4 Pin Configuration (Top View)

- 64-pin plastic LQFP (10 × 10)
- 64-pin plastic LQFP (14 × 14)
- 64-pin plastic LQFP (12 × 12)



Note SO11, SI11, SCK11, SSI11, TI001, TI011, and TO01 are available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

Cautions 1. Connect the AVss pin to Vss.

*

- 2. Connect the REGC pin to Vss via a capacitor (0.47 μ F: target).
- 3. P20/ANI0 to P27/ANI7 are set in the analog input mode after release of reset.

Pin Identification

ANI0 to ANI7:	Analog input	P120 to P124:	Port 12
AVREF:	Analog reference voltage	P130:	Port 13
AVss:	Analog ground	P140, P141:	Port 14
BUZ:	Buzzer output	PCL:	Programmable clock output
EXCLK:	External clock input	REGC	Regulator capacitance
	(main system clock)	RESET:	Reset
EXCLKS:	External clock input	RxD0, RxD6:	Receive data
	(subsystem clock)	SCK10, SCK11 ^{Note} , SCL0	: Serial clock input/output
EXLVI:	External potential input	SDA0:	Serial data input/output
	for low-voltage detector	SI10, SI11 ^{Note} :	Serial data input
EXSCL0:	External serial clock input	SO10, SO11 ^{Note} :	Serial data output
EVDD:	Power supply for port	SSI11 ^{Note} :	Serial interface chip select input
EVss:	Ground for port	TI000, TI010,	
FLMD0:	Flash programming mode	TI001 ^{Note} , TI011 ^{Note} ,	
INTP0 to INTP7:	External interrupt input	TI50, TI51:	Timer input
KR0 to KR7:	Key return	TO00, TO01 ^{Note} ,	
P00 to P06:	Port 0	TO50, TO51,	
P10 to P17:	Port 1	TOH0, TOH1:	Timer output
P20 to P27:	Port 2	TxD0, TxD6:	Transmit data
P30 to P33:	Port 3	Vdd:	Power supply
P40 to P43:	Port 4	Vss:	Ground
P50 to P53:	Port 5	X1, X2:	Crystal oscillator (main system clock)
P60 to P63:	Port 6	XT1, XT2:	Crystal oscillator (subsystem clock)
P70 to P77:	Port 7		

Note SO11, SI11, SCK11, SSI11, TI001, TI011, and TO01 are available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

1.5 78K0/Kx2 Series Lineup

ROM	RAM	78K0/KB2	78K0	/KC2	78K0/KD2	78K0/KE2	78K0/KF2	
		30 Pins	44 Pins	48 Pins	52 Pins	64 Pins	80 Pins	
128 KB	7 KB	-	_	-	μ PD78F0527D ^{Note}	μ PD78F0537D ^{Note}	μ PD78F0547D ^{Note}	
					μPD78F0527	μPD78F0537	μPD78F0547	
96 KB	5 KB	_	_	_	μPD78F0526	μPD78F0536	μPD78F0546	
60 KB	3 KB	_	_	μ PD78F0515D ^{Note}	μPD78F0525	μPD78F0535	μPD78F0545	
				μ PD78F0515				
48 KB	2 KB	_	_	μPD78F0514	μPD78F0524	μPD78F0534	μPD78F0544	
32 KB	1 KB	μPD78F0503D ^{Note}	μ PD78F0513D ^{Note}	μPD78F0513	μPD78F0523	μPD78F0533	-	
		μPD78F0503	μPD78F0513					
24 KB	1 KB	μPD78F0502	<i>μ</i> PD78	3F0512	μPD78F0522	μPD78F0532	_	
16 KB	768 B	μPD78F0501	<i>μ</i> ΡD78	F0511	μPD78F0521	μPD78F0531	_	
8 KB	512 B	μPD78F0500	-	_	_	_	_	

Note Product with on-chip debug function


The list of functions in the 78K0/Kx2 Series is shown below.

<u> </u>	Part Number		78K0	/KB2					78K0	/KC2			,	
Iten	n		30 F	Pins			44 Pins				48 Pins			
Flas	sh memory (KB)	8	16	24	32	16	24	32	16	24	32	48	60	
RAI	VI (KB)	0.5	0.75	1	1	0.75	1	1	0.75	1	1	2	3	
Bar	nk (flash memory)					•	-	-	•					
Pov	ver supply voltage						VDD = 1.8	3 to 5.5 \	/					
Reg	gulator						Prov	vided						
Min	imum instruction		(0.1 <i>μ</i> s (2	0 MHz: \	VDD = 4.0	to 5.5 V)/	′0.2 <i>μ</i> s (1	0 MHz: V	/DD = 2.7	to 5.5 V),	/		
exe	cution time						5 MHz: V							
	High-speed system clock ₩ High-speed		20 M	IHz: Vdd	= 4.0 to	5.5 V/10 I	MHz: Vdd	= 2.7 to	5.5 V/5 N	1Hz: Vdd	= 1.8 to \$	5.5 V		
Clock	≥ High-speed Ring-OSC					8 MHz	(TYP.): V	'DD = 1.8	to 5.5 V					
0	Subclock		_	-			3	32.768 kl	Hz (TYP.)	: Vdd = 1	.8 to 5.5	V		
	Low-speed Ring- OSC					240 kHz	: (TYP.): \	Vdd = 2.7	' to 5.5 V					
Port	Total		23	3			37				41			
ď	N-ch O.D. (6 V)		2				4		4					
	16 bits (TM0)						1	ch						
эг	8 bits (TM5)						2	ch						
Timer	8 bits (TMH)		2 ch 2 ch – 1 ch											
	Watch		_						1	ch				
	WDT						1	ch						
	3-wire CSI ^{Note}						1	ch						
Serial interface	Automatic transmit/ receive 3-wire CSI						-	_						
alin	UART ^{Note}						1	ch						
Seri	UART supporting LIN-bus						1 (ch						
	I ² C bus						1 (ch						
10-	bit A/D		4 c	ch					8	ch				
rupt	External		6	i			7				8			
Interrupt	Internal		14	Ļ					1	6				
	v interrupt		_						4	ch				
	RESET pin						Prov	vided						
set	POC						1.5 V :	±0.2 V						
Reset	LVI			The d	etection	level of th	e supply	voltage	is selecta	ble in 16	steps.			
	WDT						Prov	vided						
Clo out	ck output/buzzer out				-					Clo	ck output	only		
	tiplier/divider					-	_					Prov	ided	
On-	chip debug function	Ļ	uPD78F05	503D on	у	μ PD7	'8F0513E) only		μPD7	78F0515I	D only		
	erating ambient perature						-40 to	+85°C						

Note Select either of the functions of these alternate-function pins.

<hr/>	Part Number				78	K0/KI	02					78	3K0/K	E2				78K)/KF2	(2/2			
Item	n				5	52 Pin	S					(64 Pin	s				80	Pins				
Flas	sh memory (KB)	16	24		32	48	60	96	128	16	24	32	48	60	96	128	48	60	96	128			
RAI	И (КВ)	0.75	1		1	2	3	5	7	0.75	1	1	2	3	5	7	2	3	5	7			
Ban	ık (flash memory)	- 4 6 - 4 6							-	2 3 5 - 4 V)/													
Pov	ver supply voltage									Vd) = 1.8	3 to 5.	5 V										
Reg	gulator										Pro	/ided											
Min	imum instruction					0.1 <i>μ</i> s	s (20 M	۸Hz: ۱	/dd = 4	l.0 to 5	5.5 V)/	/0.2 μs	s (10 M	ЛНz: ∖	/dd = 2	2.7 to {	5.5 V)/	to 5.5 V 71 4					
execution time $0.4 \ \mu s \ (5 \text{ MHz: } V_{DD} = 1.8 \text{ to } 5.5 \text{ V})$																							
	High-speed system clock				20 N	1Hz: V	'DD = 4	1.0 to \$	5.5 V/′	10 MH:	z: Vdd	= 2.7	to 5.5	5 V/5 N	∕lHz: ∖	/dd = 1	.8 to 5	5.5 V					
Clock	E High-speed Ring-OSC	8 MHz (TYP.): V _{DD} = 1.8 to 5.5 V																					
0	Subclock		32.768 kHz (TYP.): VDD = 1.8 to 5.5 V																				
	Low-speed Ring- OSC								240	κHz (Τ΄	YP.): '	Vdd =	2.7 to	5.5 V									
'nt	Total					45							55					V)/ o 5.5 V 71 4 1 ch					
Port	N-ch O.D. (6 V)					4							4						4				
	16 bits (TM0)						1	ch								2	ch						
<u>ـ</u>	8 bits (TM5)										2	ch											
Timer	8 bits (TMH)										2	ch											
F	Watch										1	ch											
	WDT										1	ch											
	3-wire CSI ^{Note}						1	ch								2	ch						
Serial interface	Automatic transmit/ receive 3-wire CSI									_								1	ch				
linte											1	ch											
Seria	UART supporting LIN-bus										1	ch											
	I ² C bus										1	ch											
	bit A/D										8	ch						1 ch					
upt	External					8									9								
Interr	External Internal						1	6						1	9			2	20				
	r interrupt										8	ch											
	RESET pin										Prov	/ided											
Reset	POC										1.5 V	±0.2 \	/										
Re	LVI					Th	e dete	ection	level c	f the s	upply	volta	ge is s	electa	ble in	16 ste	eps.						
	WDT										Prov	vided											
Clo outp	ck output/buzzer out		_	С	lock	outpu	Provided Provided																
Mul	tiplier/divider		_				Prov	/ided			-					Prov	vided						
On-	chip debug function			μP	D78	F0527	D on	ly			ļ	uPD78	3F053	7D onl	ly		μPD	078F0	547D	only			
	erating ambient perature									-	40 to	+85°(C										

Note Select either of the functions of these alternate-function pins.



1.6 Block Diagram

- **Notes 1.** Available only in the μ PD78F0536, 78F0537, and 78F0537D.
 - **2.** Available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.
 - **3.** Available only in the μ PD78F0537D.

1.7 Outline of Functions

	Item	μPD78F0531	µPD78F0532	μPD78F0533	μPD78F0534	μPD78F0535	μPD78F0536	μPD78F0537	μPD78F0537[
Internal memory (bytes)	Flash memory (self-programming supported) ^{Note 1}	16 K	16 K 24 K 32 K 48 K 60 K 96 K 128 K								
	Bank ^{Note 2}			_			4	6			
	High-speed RAM ^{Note 1}	768	1 K								
	Expansion RAM ^{Note 1}		_		1 K	2 K	4 K	6 K			
Memory spac	e	64 KB									
Main system clock (oscillation	High-speed system clock	2 to 20 M		.0 to 5.5 V, 2	ernal main s 2 to 10 MHz:	•	• •	LK)			
frequency)	High-speed Ring- OSC clock		ng oscillation YP.): Vdd =								
Subsystem cl (oscillation fre				n, external si /pp = 1.8 to 5	ubsystem clo 5.5 V	ock input (E)	KCLKS)				
Low-speed Ri TMH1, WDT)	ing-OSC clock (for	On-chip Ring oscillation 240 kHz (TYP.): V _{DD} = 2.7 to 5.5 V									
General-purp	ose registers	8 bits × 32 registers (8 bits × 8 registers × 4 banks)									
Minimum inst	ruction execution time	0.1 μ s/0.2 μ s/0.4 μ s/0.8 μ s/1.6 μ s (high-speed system clock: @ fxH = 20 MHz operation) 0.25 μ s/0.5 μ s/1.0 μ s/2.0 μ s/4.0 μ s (TYP.) (high-speed Ring-OSC clock: @ fRH = 8 MHz (TYP.) operation)									
la atmostica a a		122 μ s (subsystem clock: @ fsub = 32.768 kHz operation)									
Instruction se	t	 16-bit operation Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits) Bit manipulate (set, reset, test, and Boolean operation) BCD adjust, etc. 									
I/O ports		Total: CMOS I/O: CMOS out N-ch open-	put:	55 50 1 4							
Timers		 16-bit timer/event counter: 1 channel 8-bit timer/event counter: 2 channels 8-bit timer: 2 channels 8-bit timer: 2 channels 8-bit timer: 1 channel Watch timer: 1 channel Watchdog timer: 1 channel 									
	Timer outputs	5 (PWM ou	itput: 4)		6 (PWM ou	tput: 4)					
Clock output		 156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (peripheral hardware clock: @ fPRs = 20 MHz operation) 32.768 kHz (subsystem clock: @ fsub = 32.768 kHz operation) 									
Buzzer output	t	2.44 kHz, 4.88 kHz, 9.77 kHz, 19.54 kHz (peripheral hardware clock: @ fprs = 20 MHz operation)									
A/D converter	r	10-bit resolution × 8 channels									

Notes 1. The internal flash memory capacity, internal high-speed RAM capacity, and internal expansion RAM capacity can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).

2. Banks to be used can be changed using the bank select register (BANK).

								-	(2/2)
Item		μPD78F0531	μPD78F0532	μPD78F0533	μPD78F0534	μPD78F0535	μPD78F0536	μPD78F0537	μPD78F0537D
Serial interface		 UART mode supporting LIN- bus: 1 channel 3-wire serial I/O mode/UART mode^{Note}: 1 channel I²C bus mode: 1 channel 		 UART mode supporting LIN-bus: 1 channel 3-wire serial I/O mode/UART mode^{Note}: 1 channel 3-wire serial I/O mode: 1 channel I²C bus mode: 1 channel 				nnel	
Multiplier/divider		• 3		 16 bits × 16 bits = 32 bits (multiplication) 32 bits ÷ 16 bits = 32 bits remainder of 16 bits (division) 				is	
Vectored	Internal	16			19				
interrupt sources	External	9							
Key interrupt		Key interrupt (INTKR) occurs by detecting falling edge of key input pins (KR0 to KR7).							
Reset		Internal reInternal re	ing RESET p eset by watc eset by pow eset by low-	chdog timer	ector				
On-chip debug fu	nction				_				Provided
Power supply voltage		V _{DD} = 1.8 to 5.5 V							
Operating ambient temperature		$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$							
Package		 64-pin plastic LQFP (10 × 10) 64-pin plastic LQFP (14 × 14) 64-pin plastic LQFP (12 × 12) 							

Note Select either of the functions of these alternate-function pins.

Caution The operating voltage range may be changed after evaluation of the device.

		16-Bit Timer/ Event Counters 00 and 01 ^{Note 1}		8-Bit Timer/ Event Counters 50 and 51		8-Bit Timers H0 and H1		Watch Timer	Watchdog Timer
			TM01 ^{Note 1}	TM50	TM51	TMH0	TMH1		
Operation	Interval timer	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel ^{Note 2}	-
mode	External event counter	1 channel	1 channel	1 channel	1 channel	-	_	_	-
	Watchdog timer	-	-	-	-	-	-	-	1 channel
Function	Timer output	1 output	1 output	1 output	1 output	1 output	1 output	-	_
	PPG output	1 output	1 output	-	-	-	-	-	_
	PWM output	-	-	1 output	1 output	1 output	1 output	-	_
	Pulse width measurement	2 inputs	2 inputs	-	-	-	-	-	-
	Square-wave output	1 output	1 output	1 output	1 output	1 output	1 output	-	-
	Interrupt source	2	2	1	1	1	1	1	_

An outline of the timer is shown below.

Notes 1. Available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

2. In the watch timer, the watch timer function and interval timer function can be used simultaneously.

Remark TM51 and TMH1 can be used in combination as a carrier generator mode.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

There are three types of pin I/O buffer power supplies: AVREF, EVDD, and VDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins
AVREF	P20 to P27
EVDD	Port pins other than P20 to P27
Vdd	Pins other than port pins

Table 2-1.	Pin I/O	Ruffor	Power	Sunnlies
Table Z-T.		Duilei	Fower	Supplies

(1) Port pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input	T1000
P01		7-bit I/O port.		TI010/TO00
P02		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a		SO11 ^{Note}
P03		software setting.		SI11 ^{Note}
P04				SCK11 ^{Note}
P05	1			SSI11 ^{Note} /TI001 ^{Note}
P06				TI011 ^{Note} /TO01 ^{Note}
P10	I/O	Port 1.	Input	SCK10/TxD0
P11		8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		SI10/RxD0
P12				SO10
P13				TxD6
P14				RxD6
P15				ТОН0
P16			TOH1/INTP5	
P17				TI50/TO50
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Input	ANI0 to ANI7
P30 to P32	I/O	Port 3. 4-bit I/O port. Input/output can be specified in 1-bit units.	Input	INTP1 to INTP3
P33	3	Use of an on-chip pull-up resistor can be specified by a software setting.		INTP4/TI51/TO51

Note SO11, SI11, SCK11, SSI11, TI001, TI011, and TO01 are available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

(1) Port pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P40 to P43	I/O	Port 4. 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	_
P50 to P53	I/O	Port 5. 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	_
P60	I/O	Port 6.	Input	SCL0
P61		4-bit I/O port (N-ch open drain). Input/output can be specified in 1-bit units.		SDA0
P62				EXSCL0
P63				_
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	KR0 to KR7
P120	I/O	Port 12.	Input	INTP0/EXLVI
P121		5-bit I/O port.		X1
P122		Input/output can be specified in 1-bit units. Only for P120, use of an on-chip pull-up resistor can be		X2/EXCLK
P123	specified by a software setting.			XT1
P124				XT2/EXCLKS
P130	Output	Port 13. 1-bit output-only port.	Output	-
P140	I/O	Port 14.	Input	PCL/INTP6
P141		2-bit I/O port.Input/output can be specified in 1-bit units.Use of an on-chip pull-up resistor can be specified by a software setting.		BUZ/INTP7

(2) Non-port pins (1/2)

 \star

Pin Name	I/O	Function	After Reset	Alternate Functio
INTP0	Input	External interrupt request input for which the valid edge (rising	Input	P120/EXLVI
INTP1 to INTP3		edge, falling edge, or both rising and falling edges) can be		P30 to P32
INTP4		specified		P33/TI51/TO51
INTP5				P16/TOH1
INTP6				P140/PCL
INTP7				P141/BUZ
SI10	Input	Serial data input to serial interface	Input	P11/RxD0
SI11 ^{Note}				P03
SO10	Output	Serial data output from serial interface	Input	P12
SO11 ^{Note}				P02
SDA0	I/O	Serial data I/O for serial interface	Input	P61
SCK10	I/O	Clock input/output for serial interface	Input	P10/TxD0
SCK11 ^{Note}				P04
SCL0				P60
EXSCL0	Input	External clock input for serial interface. To input an external clock, input a clock of 6.4 MHz.	Input	P62
SSI11 ^{Note}	Input	Chip select input for serial interface	Input	P05/TI001
RxD0	Input	Serial data input to asynchronous serial interface	Input	P11/SI10
RxD6				P14
TxD0	Output	Serial data output from asynchronous serial interface	Input	P10/SCK10
TxD6				P13
TI000	Input	External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture registers (CR000, CR010) of 16-bit timer/event counter 00	Input	P00
TI001 ^{Note}		External count clock input to 16-bit timer/event counter 01 Capture trigger input to capture registers (CR001, CR011) of 16-bit timer/event counter 01		P05/SSI11 ^{Note}
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00		P01/TO00
TI011 ^{Note}		Capture trigger input to capture register (CR001) of 16-bit timer/event counter 01		P06/TO01 ^{Note}
TO00	Output	16-bit timer/event counter 00 output	Input	P01/TI010
TO01 ^{Note}]	16-bit timer/event counter 01 output	1	P06/TI011 ^{Note}
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input	P17/TO50
TI51		External count clock input to 8-bit timer/event counter 51		P33/TO51/INTP
TO50	Output	8-bit timer/event counter 50 output	Input	P17/TI50
TO51	1	8-bit timer/event counter 51 output	1	P33/TI51/INTP4
TOH0	1	8-bit timer H0 output		P15
TOH1	1	8-bit timer H1 output		P16/INTP5
PCL	Output	Clock output (for trimming of high-speed system clock, subsystem clock)	Input	P140/INTP6

Note SO11, SI11, SCK11, SSI11, TI001, TI011, and TO01 are available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

(2) Non-port pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
BUZ	Output	Buzzer output	Input	P141/INTP7
ANI0 to ANI7	Input	A/D converter analog input	Input	P20 to P27
AVREF	Input	A/D converter reference voltage input and positive power supply for port 2	_	-
AVss	-	A/D converter ground potential. Make the same potential as EV_{SS} or $V_{SS}.$	_	-
KR0 to KR7	Input	Key interrupt input	Input	P70 to P77
REGC	-	Connecting regulator output (2.5 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 μ F: target).	-	_
RESET	Input	System reset input	-	-
EXLVI	Input	Potential input for external low-voltage detection	Input	P120/INTP0
X1	Input	Connecting resonator for main system clock	Input	P121
X2	-			P122/EXCLK
EXCLK	Input	External clock input for main system clock	Input	P122/X2
XT1	Input	Connecting resonator for subsystem clock	Input	P123
XT2	-		Input	P124/EXCLKS
EXCLKS	Input	External clock input for subsystem clock	Input	P124/XT2
Vdd	-	Positive power supply (except for ports)	-	-
EVDD	-	Positive power supply for ports	_	_
Vss	-	Ground potential (except for ports)	_	_
EVss	-	Ground potential for ports	-	_
FLMD0	-	Flash memory programming mode setting	-	-

2.2 Description of Pin Functions

2.2.1 P00 to P06 (port 0)

P00 to P06 function as a 7-bit I/O port. These pins also function as timer I/O, serial interface data I/O, clock I/O, and chip select input.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P00 to P06 function as a 7-bit I/O port. P00 to P06 can be set to input or output port in 1-bit units using port mode register 0 (PM0). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

(2) Control mode

P00 to P06 function as timer I/O, serial interface data I/O, clock I/O, and chip select input.

(a) TI000, TI001^{Note}

These are the pins for inputting an external count clock to 16-bit timer/event counters 00 and 01 and are also for inputting a capture trigger signal to the capture registers (CR000, CR010 or CR001, CR011) of 16-bit timer/event counters 00 and 01.

(b) TI010, TI011^{Note}

These are the pins for inputting a capture trigger signal to the capture register (CR000 or CR001) of 16-bit timer/event counters 00 and 01.

(c) TO00, TO01^{Note}

These are timer output pins.

(d) SI11^{Note}

This is a serial interface serial data input pin.

(e) SO11^{Note}

This is a serial interface serial data output pin.

(f) SCK11^{Note}

This is the serial interface serial clock I/O pin.

(g) SSI11^{Note}

This is the serial interface chip select input pin.

Note TI001, TI011, TO01, SI11, SO11, SCK11, and SSI11 are available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

2.2.2 P10 to P17 (port 1)

P10 to P17 function as an 8-bit I/O port. These pins also function as pins for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P10 to P17 function as an 8-bit I/O port. P10 to P17 can be set to input or output port in 1-bit units using port mode register 1 (PM1). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

(2) Control mode

P10 to P17 function as external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

(a) SI10

This is a serial interface serial data input pin.

(b) SO10

This is a serial interface serial data output pin.

(c) SCK10

This is a serial interface serial clock I/O pin.

(d) RxD0, RxD6

These are the serial data input pins of the asynchronous serial interface.

(e) TxD0, TxD6

These are the serial data output pins of the asynchronous serial interface.

(f) TI50

This is the pin for inputting an external count clock to 8-bit timer/event counter 50.

(g) TO50, TOH0, and TOH1

These are timer output pins.

(h) INTP5

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

2.2.3 P20 to P27 (port 2)

P20 to P27 function as an 8-bit I/O port. These pins also function as pins for A/D converter analog input. The following operation modes can be specified in 1-bit units.

(1) Port mode

P20 to P27 function as an 8-bit I/O port. P20 to P27 can be set to input or output port in 1-bit units using port mode register 2 (PM2).

(2) Control mode

P20 to P27 function as A/D converter analog input pins (ANI0 to ANI7). When using these pins as analog input pins, see (5) ANI0/P20 to ANI7/P27 in 12.6 Cautions for A/D Converter.

Caution P20/ANI0 to P27/ANI7 are set in the analog input mode after release of reset.

2.2.4 P30 to P33 (port 3)

P30 to P33 function as a 4-bit I/O port. These pins also function as pins for external interrupt request input and timer I/O.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P30 to P33 function as a 4-bit I/O port. P30 to P33 can be set to input or output port in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

(2) Control mode

P30 to P33 function as external interrupt request input and timer I/O.

(a) INTP1 to INTP4

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) TI51

This is an external count clock input pin to 8-bit timer/event counter 51.

(c) TO51

This is a timer output pin.

Caution In the μ PD78F0537D, be sure to pull the P31 pin down after reset to prevent malfunction.

Remark P31/INTP2 and P32/INTP3 of the μ PD78F0537D can be used as on-chip debug mode setting pins when the on-chip debug function is used. For details, see **CHAPTER 26 ON-CHIP DEBUG FUNCTION (\muPD78F0537D ONLY).**

2.2.5 P40 to P43 (port 4)

P40 to P43 function as a 4-bit I/O port. P40 to P43 can be set to input or output port in 1-bit units using port mode register 4 (PM4). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4).

2.2.6 P50 to P53 (port 5)

P50 to P53 function as a 4-bit I/O port. P50 to P53 can be set to input or output port in 1-bit units using port mode register 5 (PM5). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 5 (PU5).

2.2.7 P60 to P63 (port 6)

P60 to P63 function as a 4-bit I/O port. These pins also function as pins for serial interface data I/O, clock I/O, and external clock input.

(1) Port mode

P60 to P63 function as a 4-bit I/O port. P60 to P63 can be set to input port or output port in 1-bit units using port mode register 6 (PM6).

P60 to P63 are N-ch open-drain pins.

(2) Control mode

P60 to P63 function as serial interface data I/O, clock I/O, and external clock input.

(a) SDA0

This is a serial data I/O pin for serial interface.

(b) SCL0

This is a serial clock I/O pin for serial interface.

(c) EXSCL0

This is an external clock input pin for serial interface. To input an external clock, input a clock of 6.4 MHz.

2.2.8 P70 to P77 (port 7)

P70 to P77 function as an 8-bit I/O port. These pins also function as key interrupt input pins. The following operation modes can be specified in 1-bit units.

(1) Port mode

P70 to P77 function as an 8-bit I/O port. P70 to P77 can be set to input or output port in 1-bit units using port mode register 7 (PM7). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

(2) Control mode

P70 to P77 function as key interrupt input pins.

2.2.9 P120 to P124 (port 12)

P120 to P124 function as a 5-bit I/O port. These pins also function as pins for external interrupt request input, potential input for external low-voltage detection, resonator for main system clock connection, resonator for subsystem clock connection, and external clock input. The following operation modes can be specified in 1-bit units.

(1) Port mode

P120 to P124 function as a 5-bit I/O port. P120 to P124 can be set to input or output port using port mode register 12 (PM12). Only for P120, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

(2) Control mode

P120 to P124 function as an external interrupt request input, potential input for external low-voltage detection, resonator for main system clock connection, resonator for subsystem clock connection, and external clock input.

(a) INTP0

This functions as an external interrupt request input (INTP0) for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) EXLVI

This is a potential input pin for external low-voltage detection.

(c) X1, X2

These are the pins for connecting a resonator for main system clock.

(d) EXCLK

This is an external clock input pin for main system clock.

(e) XT1, XT2

These are the pins for connecting a resonator for subsystem clock.

(f) EXCLKS

This is an external clock input pin for subsystem clock.

2.2.10 P130 (port 13)

P130 functions as a 1-bit output-only port.

2.2.11 P140 and P141 (port 14)

P140 and P141 function as a 2-bit I/O port. These pins also function as external interrupt request input, clock output, and buzzer output pins.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P140 and P141 function as a 2-bit I/O port. P140 and P141 can be set to input or output port in 1-bit units using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

(2) Control mode

P140 and P141 function as external interrupt request input, clock output, and buzzer output pins.

(a) INTP6, INTP7

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) PCL

This is a clock output pin.

(c) BUZ

This is a buzzer output pin.

2.2.12 AVREF

This is the A/D converter reference voltage input pin. When the A/D converter is not used, connect this pin directly to EV_{DD} or V_{DD}^{Note} .

Note Connect port 2 directly to EVDD when it is used as a digital port.

2.2.13 AVss

This is the A/D converter ground potential pin. Even when the A/D converter is not used, always use this pin with the same potential as the EVss pin or Vss pin.

2.2.14 RESET

This is the active-low system reset input pin.

2.2.15 REGC

This is the pin for connecting regulator output (2.5 V) stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 μ F: target).

2.2.16 VDD and EVDD

 V_{DD} is the positive power supply pin for other than ports. $\mathsf{E}V_{\text{DD}}$ is the positive power supply pin for ports.

2.2.17 Vss and EVss

Vss is the ground potential pin for other than ports. EVss is the ground potential pin for ports.

2.2.18 FLMD0

This is a pin for setting flash memory programming mode.

Connect FLMD0 to EVss or Vss in the normal operation mode.

In flash memory programming mode, be sure to connect this pin to the flash programmer.

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-2 shows the types of pin I/O circuits and the recommended connections of unused pins. See **Figure 2-1** for the configuration of the I/O circuit of each type.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/TI000	5-AH	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P01/TI010/TO00			Output: Leave open.
P02/SO11 ^{Note 1}	5-AG		
P03/SI11 ^{Note 1}	5-AG (µPD78F0531,		
P04/SCK11 ^{Note 1}	78F0532, 78F0533),		
P05/SSI11 ^{Note 1} /TI001 ^{Note 1}	5-AH (μPD78F0534, 78F0535, 78F0536,		
P06/TI011 ^{Note 1} /TO01 ^{Note 1}	78F0537, 78F0537D)		
P10/SCK10/TxD0	5-AH		
P11/SI10/RxD0			
P12/SO10	5-AG		
P13/TxD6			
P14/RxD6	5-AH		
P15/TOH0	5-AG		
P16/TOH1/INTP5	5-AH		
P17/TI50/TO50			
P20/ANI0 to P27/ANI7 ^{Note 2}	11-G		<pre><analog setting=""> Connect to AVREF or AVss. <digital setting=""> Input: Independently connect to EVDD or EVss via a resistor. Output: Leave open.</digital></analog></pre>
P30/INTP1	5-AH		Input: Independently connect to EVDD or EVSS via a resistor.
P31/INTP2			Output: Leave open.
P32/INTP3			
P33/TI51/TO51/INTP4			
P40 to P43	5-AG		
P50 to P53			
P60/SCL0	13-AD		Input: Connect to EVss.
P61/SDA0]		Output: Leave this pin open at low-level output after clearing
P62/EXSCL0]		the output latch of the port to 0.
P63	13-P	1	
P70/KR0 to P77/KR7	5-AH	1	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P120/INTP0/EXLVI			Output: Leave open.

Table 2-2. Pin I/O Circuit Types (1/2)

Notes 1. SO11, SI11, SCK11, SSI11, TI001, TI011, and TO01 are available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

2. P20/ANI0 to P27/ANI7 are set in the analog input mode after release of reset.


*


Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P121/X1 ^{Note 1}	37	I/O	Input: Independently connect to EVDD or EVSS via a resistor.
P122/X2/EXCLKNote 1]		Output: Leave open.
P123/XT1 ^{Note 1}]		
P124/XT2/EXCLKSNote 1			
P130	3-C	Output	Leave open.
P140/PCL/INTP6	5-AH	I/O	Input: Independently connect to EVDD or EVSS via a resistor.
P141/BUZ/INTP7			Output: Leave open.
RESET	2	Input	_
FLMD0	38	Input	Connect to EVss or Vss.
AVREF	_	-	Connect directly to EVDD or VDD ^{Note 2} .
AVss			Connect directly to EVss or Vss.

Table 2-2. Pin I/O Circuit Types (2/2)

Notes 1. Use recommended connection above in I/O port mode (see Figure 5-6 Format of Clock Operation Mode Select Register (OSCCTL)) when these pins are not used.

2. Connect port 2 directly to EVDD when it is used as a digital port.








Figure 2-1. Pin I/O Circuit List (2/2)

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Products in the 78K0/KE2 can each access a 64 KB memory space. Figures 3-1 to 3-7 show the memory maps.


Caution Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all products in the 78K0/KE2 are fixed (IMS = CFH, IXS = 0CH). Therefore, set the value corresponding to each product as indicated below.

Flash Memory Version (78K0/KE2)	IMS	IXS
μPD78F0531	04H	0CH
μPD78F0532	C6H	
μPD78F0533	C8H	
μPD78F0534	ССН	0AH
μPD78F0535	CFH	08H
μPD78F0536	CCH ^{Note}	04H
μPD78F0537, 78F0537D	CCH ^{Note}	00H


 Table 3-1. Set Values of Internal Memory Size Switching Register (IMS)

 and Internal Expansion RAM Size Switching Register (IXS)


Note The μPD78F0536, 78F0537, and 78F0537D have internal ROMs of 96 KB and 128 KB, respectively. However, the set values of IMS and IXS of these devices are the same as those of the 48 KB product because banks are used. For how to set the banks, see 25.2 Bank Select Register (μPD78F0536, 78F0537, and 78F0537D Only).






















Figure 3-5. Memory Map (µPD78F0535)




Figure 3-6. Memory Map (µPD78F0536)




Figure 3-7. Memory Map (µPD78F0537)




Figure 3-8. Memory Map (µPD78F0537D)

Notes 1. 1080H, 1084H, 1085H to 108EH: Set the option byte, security ID control flag, and security ID code when the boot swap is used.

0080H, 0084H, 0085H to 008EH: Set the option byte, security ID control flag, and security ID code when the boot swap is not used.

- **2.** This area cannot be used during on-chip debugging because it is used for communication commands (008FH to 018FH: standard setting of debugger).
- 3. This area cannot be used when a software break is used during on-chip debugging.

3.1.1 Internal program memory space

The internal program memory space stores the program and table data. Normally, it is addressed with the program counter (PC).

78K0/KE2 products incorporate internal ROM (flash memory), as shown below.

Part Number	Internal ROM		
	Structure	Capacity	
μPD78F0531	Flash memory	16384 × 8 bits (0000H to 3FFFH)	
μPD78F0532		24576 × 8 bits (0000H to 5FFFH)	
μPD78F0533		32768 × 8 bits (0000H to 7FFFH)	
μPD78F0534		49152 \times 8 bits (0000H to BFFFH)	
μPD78F0535		61440×8 bits (0000H to EFFFH)	
μPD78F0536		98304 \times 8 bits (0000H to 7FFFH (common area) + 8000H to BFFFH (bank area) \times 4)	
μPD78F0537, 78F0537D		131072 \times 8 bits (0000H to 7FFFH (common area) + 8000H to BFFFH (bank area) \times 6)	

The internal program memory space is divided into the following areas.

(1) Vector table area

The 64-byte area 0000H to 003FH is reserved as a vector table area. The program start addresses for branch upon reset signal input or generation of each interrupt request are stored in the vector table area.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Vector Table Address	Interrupt Source	Vector Table Address	Interrupt Source
0000H	RESET input, POC, LVI, WDT	0020H	INTTM000
0004H	INTLVI	0022H	INTTM010
0006H	INTP0	0024H	INTAD
0008H	INTP1	0026H	INTSR0
000AH	INTP2	0028H	INTWTI
000CH	INTP3	002AH	INTTM51
000EH	INTP4	002CH	INTKR
0010H	INTP5	002EH	INTWT
0012H	INTSRE6	0030H	INTP6
0014H	INTSR6	0032H	INTP7
0016H	INTST6	0034H	INTIIC0/INTDMU ^{Note}
0018H	INTCSI10/INTST0	0036H ^{Note}	INTCSI11 ^{Note}
001AH	INTTMH1	0038H ^{Note}	INTTM001 ^{Note}
001CH	INTTMH0	003AH ^{Note}	INTTM011 ^{Note}
001EH	INTTM50	003EH	BRK

 Table 3-3.
 Vector Table

Note Available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

(2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

(3) Option byte area

The option byte area is assigned to the 1-byte area of 0080H and 1080H. When the boot swap is not used, set the option byte to 0080H. When the boot swap is used, set the option byte to 1080H. See **CHAPTER 24 OPTION BYTE** for details.

(4) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

* (5) Security ID control area (μ PD78F0537D only)

A security ID control area is provided in a 1-byte area of 0084H and 1084H. Set the security ID control flag at 0084H when the boot swap is not used, and at 1084H when the boot swap is used. For details, see **CHAPTER 26 ON-CHIP DEBUG FUNCTION** (μ PD78F0537D ONLY).

* (6) Security ID setting area (μ PD78F0537D only)

A 10-byte area of 0085H to 008EH and 1085H to 108EH can be used as a security ID setting area. Set the security ID for 10 bytes at 0085H to 008EH when the boot swap is not used and at 1085H to 108EH when the boot swap is used. For details, see **CHAPTER 26 ON-CHIP DEBUG FUNCTION** (μ PD78F0537D ONLY).

3.1.2 Bank area (µPD78F0536, 78F0537, and 78F0537D only)

The μ PD78F0536 has bank areas 0 to 3 and the μ PD78F0537 and 78F0537D have bank areas 0 to 5 as illustrated below.

The banks are selected by using a bank select register (BANK) (see 25.2 Bank Select Register (BANK)).

Cautions 1. Instructions cannot be fetched between different banks.

- 2. Branch and access cannot be directly executed between different banks. Execute branch or access between different banks via the common area.
- 3. Locate interrupt servicing in the common area.


Figure 3-9. Internal ROM (Flash Memory) Configuration

(a) *μ*PD78F0536


*

*

*



(b) *μ*PD78F0537, 78F0537D



The following table shows the relations among bank numbers, CPU addresses, and real addresses of the flash memory.

Table 3-4.	Bank Numbers,	CPU Addresses,	and Real Addresses	of Flash Memory
------------	---------------	----------------	--------------------	-----------------

(a) *µ*PD78F0536

Bank No.	CPU Address	Real Address of Flash Memory
-	0000H to 7FFFH (common area)	00000H to 07FFFH
0	8000H to BFFFH	08000H to 0BFFFH
1		0C000H to 0FFFFH
2		10000H to 13FFFH
3		14000H to 17FFFH
4 or more	Setting prohibited	

(b) µPD78F0537, 78F0537D

Bank No.	CPU Address	Real Address of Flash Memory
-	0000H to 7FFFH (common area)	00000H to 07FFFH
0	8000H to BFFFH	08000H to 0BFFFH
1		0C000H to 0FFFFH
2		10000H to 13FFFH
3		14000H to 17FFFH
4		18000H to 1BFFFH
5		1C000H to 1FFFFH
6 or more	Setting prohibited	

3.1.3 Internal data memory space

78K0/KE2 products incorporate the following RAMs.

(1) Internal high-speed RAM

Table 3-5.	Internal	High-Speed	RAM Capacity
------------	----------	-------------------	--------------

Part Number	Internal High-Speed RAM
μPD78F0531	768 × 8 bits (FC00H to FEFFH)
μPD78F0532	1024 × 8 bits (FB00H to FEFFH)
μPD78F0533	
μPD78F0534	
μPD78F0535	
μPD78F0536	
μPD78F0537, 78F0537D	

The 32-byte area FEE0H to FEFFH is assigned to four general-purpose register banks consisting of eight 8-bit registers per bank.

This area cannot be used as a program area in which instructions are written and executed.

The internal high-speed RAM can also be used as a stack memory.

(2) Internal expansion RAM

Part Number	Internal Expansion RAM
μPD78F0531	-
μPD78F0532	
μPD78F0533	
μPD78F0534	1024 × 8 bits (F400H to F7FFH)
μPD78F0535	2048 × 8 bits (F000H to F7FFH)
μPD78F0536	4096 × 8 bits (E800H to F7FFH)
μPD78F0537, 78F0537D	6144 \times 8 bits (E000H to F7FFH)

Table 3-6. Internal Expansion RAM Capacity

The internal expansion RAM can also be used as a normal data area similar to the internal high-speed RAM, as well as a program area in which instructions can be written and executed.

The internal expansion RAM cannot be used as a stack memory.

3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FF00H to FFFFH (see Table 3-7 Special Function Register List in 3.2.3 Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the 78K0/KE2, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of special function registers (SFR) and general-purpose registers are available for use. Figures 3-9 to 3-15 show correspondence between data memory and addressing. For details of each addressing mode, see **3.4 Operand Address Addressing**.




Figure 3-10. Correspondence Between Data Memory and Addressing (µPD78F0531)




Figure 3-11. Correspondence Between Data Memory and Addressing (µPD78F0532)




Figure 3-12. Correspondence Between Data Memory and Addressing (µPD78F0533)




Figure 3-13. Correspondence Between Data Memory and Addressing (µPD78F0534)





Figure 3-14. Correspondence Between Data Memory and Addressing (µPD78F0535)









Figure 3-16. Correspondence Between Data Memory and Addressing (µPD78F0537)





- **Notes 1.** 0080H to 018FH cannot be used during on-chip debugging because they are used as a communication command area (008FH to 018FH: standard setting of debugger).
 - 2. 007E and 007FH cannot be used when a software break is used during on-chip debugging.

3.2 Processor Registers

The 78K0/KE2 products incorporate the following processor registers.


3.2.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 16-bit register that holds the address information of the next program to be executed. In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set. RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.


Figure 3-18. Format of Program Counter



(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution. Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. RESET input sets the PSW to 02H.

Figure 3-19. Format of Program Status Word



(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgement is controlled with an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgement and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags to select one of the four register banks. In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When this flag is 0, lowlevel vectored interrupt requests specified by a priority specification flag register (PR0L, PR0H, PR1L, PR1H) (see **18.3 (3) Priority specification flag registers (PR0L, PR0H, PR1L, PR1H)**) can not be acknowledged. Actual request acknowledgement is controlled by the interrupt enable flag (IE).


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 3-20. Format of Stack Pointer




The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-21 and 3-22.


Caution Since RESET input makes the SP contents undefined, be sure to initialize the SP before using the stack.

Figure 3-21. Data to Be Saved to Stack Memory

(a) PUSH rp instruction (when SP = FEE0H)



(b) CALL, CALLF, CALLT instructions (when SP = FEE0H)



(c) Interrupt, BRK instructions (when SP = FEE0H)






Figure 3-22. Data to Be Restored from Stack Memory




(a) POP rp instruction (when SP = FEDEH)

(b) RET instruction (when SP = FEDEH)



(c) RETI, RETB instructions (when SP = FEDDH)



3.2.2 General-purpose registers


General-purpose registers are mapped at particular addresses (FEE0H to FEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).


Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Figure 3-23. Configuration of General-Purpose Registers



(a) Absolute name

(b) Function name



3.2.3 Special function registers (SFRs)

Unlike a general-purpose register, each special function register has a special function. SFRs are allocated to the FF00H to FFFFH area.

Special function registers can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulatable bit units, 1, 8, and 16, depend on the special function register type. Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-7 gives a list of the special function registers. The meanings of items in the table are as follows.

• Symbol

Symbol indicating the address of a special function register. It is a reserved word in the RA78K0, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0. When using the RA78K0, ID78K0-QB, and SM+, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding special function register can be read or written.

R/W: Read/write enable

- R: Read only
- W: Write only
- Manipulatable bit units

Indicates the manipulatable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

• After reset

Indicates each register status upon RESET input.

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulatable Bit Unit			After
				1 Bit	8 Bits	16 Bits	Reset
FF00H	Port register 0	P0	R/W	\checkmark		-	00H
FF01H	Port register 1	P1	R/W	\checkmark		-	00H
FF02H	Port register 2	P2	R/W	\checkmark		-	00H
FF03H	Port register 3	P3	R/W	\checkmark		-	00H
FF04H	Port register 4	P4	R/W	\checkmark		-	00H
FF05H	Port register 5	P5	R/W	\checkmark		-	00H
FF06H	Port register 6	P6	R/W			-	00H
FF07H	Port register 7	P7	R/W			-	00H
FF08H	10-bit A/D conversion result register	ADCR	R	-	-		0000H
FF09H	8-bit A/D conversion result register	ADCRH	R	_		-	00H
FF0AH	Receive buffer register 6	RXB6	R	_		-	FFH
FF0BH	Transmit buffer register 6	TXB6	R/W	_		_	FFH
FF0CH	Port register 12	P12	R/W			_	00H
FF0DH	Port register 13	P13	R/W			_	00H
FF0EH	Port register 14	P14	R/W			_	00H
FF0FH	Serial I/O shift register 10	SIO10	R	_		_	00H
FF10H	16-bit timer counter 00	TM00	R	_	-		0000H
FF11H							
FF12H	16-bit timer capture/compare register 000	CR000	R/W	_	_		0000H
FF13H							
FF14H	16-bit timer capture/compare register 010	CR010	R/W	_	_		0000H
FF15H							
FF16H	8-bit timer counter 50	TM50	R	_		_	00H
FF17H	8-bit timer compare register 50	CR50	R/W	_		_	00H
FF18H	8-bit timer H compare register 00	CMP00	R/W	_		_	00H
FF19H	8-bit timer H compare register 10	CMP10	R/W	_		_	00H
FF1AH	8-bit timer H compare register 01	CMP01	R/W	_		_	00H
FF1BH	8-bit timer H compare register 11	CMP11	R/W	_		_	00H
FF1FH	8-bit timer counter 51	TM51	R	_		_	00H
FF20H	Port mode register 0	PM0	R/W			_	FFH
FF21H	Port mode register 1	PM1	R/W			_	FFH
FF22H	Port mode register 2	PM2	R/W			_	FFH
FF23H	Port mode register 3	PM3	R/W			_	FFH
FF24H	Port mode register 4	PM4	R/W			_	FFH
FF25H	Port mode register 5	PM5	R/W			_	FFH
FF26H	Port mode register 6	PM6	R/W			_	FFH
FF27H	Port mode register 7	PM7	R/W			_	FFH
FF28H	A/D converter mode register	ADM	R/W			_	00H
FF29H	Analog input channel specification register	ADS	R/W		√	_	00H
FF2CH	Port mode register 12	PM12	R/W	√	√	_	FFH
FF2EH	Port mode register 14	PM14	R/W	√	√	_	FFH
FF2FH	A/D port configuration register	ADPC	R/W	√	√		00H

Table 3-7. Special Function Register List (1/4)

Address	Special Function Register (SFR) Name		Symbol		Manipulatable Bit Unit			After
					1 Bit	8 Bits	16 Bits	Reset
FF30H	Pull-up resistor option register 0	PU0		R/W			-	00H
FF31H	Pull-up resistor option register 1	PU1		R/W		\checkmark	_	00H
FF33H	Pull-up resistor option register 3	PU3		R/W		\checkmark	_	00H
FF34H	Pull-up resistor option register 4	PU4		R/W		\checkmark	_	00H
FF35H	Pull-up resistor option register 5	PU5		R/W		\checkmark	_	00H
FF37H	Pull-up resistor option register 7	PU7		R/W		\checkmark	-	00H
FF3CH	Pull-up resistor option register 12	PU12		R/W		\checkmark	-	00H
FF3EH	Pull-up resistor option register 14	PU14		R/W			-	00H
FF40H	Clock output selection register	CKS		R/W			-	00H
FF41H	8-bit timer compare register 51	CR51		R/W	_		-	00H
FF43H	8-bit timer mode control register 51	TMC5	1	R/W			-	00H
FF48H	External interrupt rising edge enable register	EGP		R/W			-	00H
FF49H	External interrupt falling edge enable register	EGN		R/W			-	00H
FF4AH	Serial I/O shift register 11 ^{Note}	SIO11		R	_		-	00H
FF4CH	Transmit buffer register 11 ^{Note}	SOTB	11	R/W	_		-	00H
FF4FH	Input switch control register	ISC		R/W			-	00H
FF50H	Asynchronous serial interface operation mode register 6	ASIM6		R/W	\checkmark	\checkmark	_	01H
FF53H	Asynchronous serial interface reception error status register 6	ASIS6		R	-	V	-	00H
FF55H	Asynchronous serial interface transmission status register 6	ASIF6		R	_	\checkmark	_	00H
FF56H	Clock selection register 6	CKSR6		R/W	_		_	00H
FF57H	Baud rate generator control register 6	BRGC6		R/W	_	\checkmark	_	FFH
FF58H	Asynchronous serial interface control register 6	ASICL	.6	R/W		\checkmark	-	16H
FF60H	Remainder data register 0 ^{Note}	SDR0	SDROL	R	_	\checkmark		00H
FF61H			SDR0H		_	\checkmark		00H
FF62H	Multiplication/division data register A0 ^{Note}	MDAOL	MDAOLL	R/W	_	\checkmark		00H
FF63H			MDAOLH		_			00H
FF64H		MDA0H	MDAOHL	R/W	_		\checkmark	00H
FF65H			MDAOHH		_			00H
FF66H	Multiplication/division data register B0 ^{Note}	MDB0	MDBOL	R/W	_		\checkmark	00H
FF67H			MDB0H		_			00H
FF68H	Multiplier/divider control register 0 ^{Note}	DMUC	:0	R/W			-	00H
FF69H	8-bit timer H mode register 0	TMHMD0		R/W			-	00H
FF6AH	Timer clock selection register 50	TCL50		R/W	\checkmark		_	00H
FF6BH	8-bit timer mode control register 50	TMC50		R/W	\checkmark		_	00H
FF6CH	8-bit timer H mode register 1	TMHMD1		R/W		\checkmark	_	00H
FF6DH	8-bit timer H carrier control register 1	TMCYC1		R/W		\checkmark	_	00H
FF6EH	Key return mode register	KRM		R/W		\checkmark	_	00H
FF6FH	Watch timer operation mode register	WTM		R/W			-	00H

Table 3-7.	Special	Function	Register	List	(2/4)
------------	---------	----------	----------	------	-------

Note Available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulatable Bit Unit			After
			-	1 Bit	8 Bits	16 Bits	Reset
FF70H	Asynchronous serial interface operation mode register 0	ASIM0	R/W		\checkmark	_	01H
FF71H	Baud rate generator control register 0	BRGC0	R/W	_		-	1FH
FF72H	Receive buffer register 0	RXB0	R	_		-	FFH
FF73H	Asynchronous serial interface reception error status register 0	ASIS0	R	_	\checkmark	_	00H
FF74H	Transmit shift register 0	TXS0	W	_		_	FFH
FF80H	Serial operation mode register 10	CSIM10	R/W			_	00H
FF81H	Serial clock selection register 10	CSIC10	R/W			-	00H
FF84H	Transmit buffer register 10	SOTB10	R/W	-		-	00H
FF88H	Serial operation mode register 11 ^{Note 1}	CSIM11	R/W			-	00H
FF89H	Serial clock selection register 11 ^{Note 1}	CSIC11	R/W			-	00H
FF8CH	Timer clock selection register 51	TCL51	R/W			-	00H
FF99H	Watchdog timer enable register	WDTE	R/W	_	\checkmark	-	Note 2 1AH/9AH
FF9FH	Clock operation mode select register	OSCCTL	R/W	\checkmark		-	00H
FFA0H	Ring-OSC mode register	RCM	R/W			-	80H ^{Note 3}
FFA1H	Main clock mode register	MCM	R/W			-	00H
FFA2H	Main OSC control register	MOC	R/W			-	80H
FFA3H	Oscillation stabilization time counter status register	OSTC	R			-	00H
FFA4H	Oscillation stabilization time select register	OSTS	R/W	_		_	05H
FFA5H	IIC shift register 0	IIC0	R/W	_	\checkmark	-	00H
FFA6H	IIC control register 0	IICC0	R/W			-	00H
FFA7H	Slave address register 0	SVA0	R/W	_		-	00H
FFA8H	IIC clock selection register 0	IICCL0	R/W			-	00H
FFA9H	IIC function expansion register 0	IICX0	R/W			_	00H
FFAAH	IIC status register 0	IICS0	R			_	00H
FFABH	IIC flag register 0	IICF0	R/W			-	00H
FFACH	Reset control flag register	RESF	R	_		-	00H ^{Note 4}
FFB0H	16-bit timer counter 01 ^{Note 1}	TM01	R	-	-		0000H
FFB1H							
FFB2H	16-bit timer capture/compare register 001 ^{Note 1}	CR001	R/W	-	-		0000H
FFB3H]						
FFB4H	16-bit timer capture/compare register 011 ^{Note 1}	CR011	R/W	_	-		0000H
FFB5H							
FFB6H	16-bit timer mode control register 01 ^{Note 1}	TMC01	TMC01 R/W √			-	00H
FFB7H	Prescaler mode register 01 ^{Note 1}	PRM01	R/W	\checkmark		-	00H
FFB8H	Capture/compare control register 01 ^{Note 1}	CRC01	R/W			-	00H
FFB9H	16-bit timer output control register 01 ^{Note 1}	TOC01	R/W			-	00H
FFBAH	16-bit timer mode control register 00	TMC00	R/W			_	00H

Table 3-7. Special Function Register List (3/4)

Notes 1. Available only in the *μ*PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

2. The reset value of WDTE is determined by setting of option byte.

- **3.** The value of this register is 00H immediately after a reset release but automatically changes to 80H after high-speed Ring-OSC oscillation has been stabilized.
- 4. The reset value of RESF varies depending on the reset source.

Address	Special Function Register (SFR) Name	Symbol		R/W	Mani	pulatable Bi	t Unit	After
					1 Bit	8 Bits	16 Bits	Reset
FFBBH	Prescaler mode register 00	PRM0	0	R/W	\checkmark	\checkmark	-	00H
FFBCH	Capture/compare control register 00	CRC0	0	R/W	\checkmark	\checkmark	-	00H
FFBDH	16-bit timer output control register 00	TOC0	0	R/W	\checkmark	\checkmark	-	00H
FFBEH	Low-voltage detection register	LVIM		R/W	\checkmark	\checkmark	-	00H ^{Note 1}
FFBFH	Low-voltage detection level selection register	LVIS		R/W	\checkmark	\checkmark	-	00H ^{Note 1}
FFE0H	Interrupt request flag register 0L	IF0	IFOL	R/W	\checkmark	\checkmark	\checkmark	00H
FFE1H	Interrupt request flag register 0H		IF0H	R/W	\checkmark	\checkmark		00H
FFE2H	Interrupt request flag register 1L	IF1	IF1 IF1L		\checkmark	\checkmark	\checkmark	00H
FFE3H	Interrupt request flag register 1H		IF1H	R/W	\checkmark	\checkmark		00H
FFE4H	Interrupt mask flag register 0L	MK0	мко мкоl мкон мк1 мк1l		\checkmark	\checkmark	\checkmark	FFH
FFE5H	Interrupt mask flag register 0H				\checkmark	\checkmark		FFH
FFE6H	Interrupt mask flag register 1L	MK1			\checkmark	\checkmark	\checkmark	FFH
FFE7H	Interrupt mask flag register 1H		MK1H		\checkmark	\checkmark		FFH
FFE8H	Priority specification flag register 0L	PR0	PR0 PR0L		\checkmark	\checkmark	\checkmark	FFH
FFE9H	Priority specification flag register 0H		PR0H	R/W	\checkmark	\checkmark		FFH
FFEAH	Priority specification flag register 1L	PR1	PR1L	R/W	\checkmark	\checkmark	\checkmark	FFH
FFEBH	Priority specification flag register 1H		PR1H	R/W	\checkmark	\checkmark		FFH
FFF0H	Internal memory size switching register ^{Note 2}	IMS		R/W	-	\checkmark	-	CFH
FFF3H	Bank select register	BANK		R/W	-	\checkmark	-	00H
FFF4H	Internal expansion RAM size switching register ^{Note 2}	IXS		R/W	-	\checkmark	_	0CH
FFFBH	Processor clock control register	PCC		R/W	\checkmark	\checkmark	_	01H

Table 3-7.	Special	Function	Register	List	(4/4)
------------	---------	----------	----------	------	-------

Notes 1. The reset values of LVIM and LVIS vary depending on the reset source.

2. Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all products in the 78K0/KE2 are fixed (IMS = CFH, IXS = 0CH). Therefore, set the value corresponding to each product as indicated below.

Flash Memory Version (78K0/KE2)	IMS	IXS
μPD78F0531	04H	0CH
μPD78F0532	C6H	
μPD78F0533	C8H	
μPD78F0534	ССН	0AH
μPD78F0535	CFH	08H
μPD78F0536	ССН	04H
μPD78F0537, 78F0537D	ССН	00H

3.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents and is normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing (for details of instructions, refer to **78K/0 Series Instructions User's Manual (U12326E)**).


3.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. In other words, relative addressing consists of relative branching from the start address of the following instruction to the -128 to +127 range.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]



When S = 0, all bits of α are 0. When S = 1, all bits of α are 1.


3.3.2 Immediate addressing

[Function]


Immediate data in the instruction word is transferred to the program counter (PC) and branched. This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed. CALL !addr16 and BR !addr16 instructions can be branched to the entire memory space. The CALLF !addr11 instruction is branched to the 0800H to 0FFFH area.

[Illustration]

In the case of CALL !addr16 and BR !addr16 instructions



In the case of CALLF !addr11 instruction



3.3.3 Table indirect addressing


[Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed.

This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to the entire memory space.

[Illustration]




3.3.4 Register addressing

[Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.



3.4 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) to undergo manipulation during instruction execution.

3.4.1 Implied addressing

[Function]

The register that functions as an accumulator (A and AX) among the general-purpose registers is automatically (implicitly) addressed.

Of the 78K0/KE2 instruction words, the following instructions employ implied addressing.

Instruction	Register to Be Specified by Implied Addressing
MULU	A register for multiplicand and AX register for product storage
DIVUW	AX register for dividend and quotient storage
ADJBA/ADJBS	A register for storage of numeric values that become decimal correction targets
ROR4/ROL4	A register for storage of digit data that undergoes digit rotation

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

[Description example]

In the case of MULU X

With an 8-bit \times 8-bit multiply instruction, the product of A register and X register is stored in AX. In this example, the A and AX registers are specified by implied addressing.

3.4.2 Register addressing

[Function]

The general-purpose register to be specified is accessed as an operand with the register bank select flags (RBS0 to RBS1) and the register specify codes (Rn and RPn) of an operation code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.


[Operand format]

Identifier Description			
r	X, A, C, B, E, D, L, H		
rp	AX, BC, DE, HL		

'r' and 'rp' can be described by absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).


[Description example]

MOV A, C; when selecting C register as r



INCW DE; when selecting DE register pair as rp

Operation code



3.4.3 Direct addressing

[Function]

The memory to be manipulated is directly addressed with immediate data in an instruction word becoming an operand address.


[Operand format]

Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !0FE00H; when setting !addr16 to FE00H

Operation code	1	0	0	0	1	1	1	0	OP code
	0	0	0	0	0	0	0	0	00H
	1	1	1	1	1	1	1	0	FEH



3.4.4 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word. This addressing is applied to the 256-byte space FE20H to FF1FH. Internal RAM and special function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of the overall SFR area. Ports that are frequently accessed in a program and compare and capture registers of the timer/event counter are mapped in this area, allowing SFRs to be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is set to 0. When it is at 00H to 1FH, bit 8 is set to 1. Refer to the **[Illustration]** shown below.

[Operand format]


Identifier	Description
saddr	Immediate data that indicate label or FE20H to FF1FH
saddrp	Immediate data that indicate label or FE20H to FF1FH (even address only)

[Description example]

MOV 0FE30H, A; when transferring value of A register to saddr (FE30H)



[Illustration]



When 8-bit immediate data is 20H to FFH, $\alpha = 0$ When 8-bit immediate data is 00H to 1FH, $\alpha = 1$

3.4.5 Special function register (SFR) addressing

[Function]


A memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word. This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFRs mapped at FF00H to FF1FH can be accessed with short direct addressing.


[Operand format]

Identifier	Description
sfr	Special function register name
sfrp	16-bit manipulatable special function register name (even address only)

[Description example]

MOV PM0, A; when selecting PM0 (FF20H) as sfr





3.4.6 Register indirect addressing

[Function]

Register pair contents specified by a register pair specify code in an instruction word and by a register bank select flag (RBS0 and RBS1) serve as an operand address for addressing the memory. This addressing can be carried out for all the memory spaces.


[Operand format]



[Description example]

MOV A, [DE]; when selecting [DE] as register pair





3.4.7 Based addressing

[Function]


8-bit immediate data is added as offset data to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.


[Operand format]

I	Identifier	Description
	-	[HL + byte]

[Description example]

MOV A, [HL + 10H]; when setting byte to 10H





3.4.8 Based indexed addressing

[Function]

The B or C register contents specified in an instruction word are added to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the B or C register contents as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
_	[HL + B], [HL + C]


1 0 1

1

[Description example]

In the case of MOV A, [HL + B] (selecting B register)

Operation code	1	0	1	0	



3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents.


This addressing method is automatically employed when the PUSH, POP, subroutine call and return instructions are executed or the register is saved/reset upon generation of an interrupt request. With stack addressing, only the internal high-speed RAM area can be accessed.

[Description example]

In the case of PUSH DE (saving DE register)

Operation code

1 0 1 1	0 1	0 1
---------	-----	-----



CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

There are two types of pin I/O buffer power supplies: AVREF and EVDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins
AVREF	P20 to P27
EVDD	Port pins other than P20 to P27

Table 4-1. Pin I/O Buffer Power Supplies

78K0/KE2 products are provided with the ports shown in Figure 4-1, which enable variety of control operations. The functions of each port are shown in Table 4-2.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.




Figure 4-1. Port Types

Pin Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input	TI000
P01		7-bit I/O port.		TI010/TO00
P02		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a		SO11 ^{Note}
P03		software setting.		SI11 ^{Note}
P04				SCK11 ^{Note}
P05				SSI11 ^{Note} /TI001 ^{Note}
P06				TI011 ^{Note} /TO01 ^{Note}
P10	I/O	Port 1.	Input	SCK10/TxD0
P11		8-bit I/O port.		SI10/RxD0
P12		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a		SO10
P13		software setting.		TxD6
P14				RxD6
P15				ТОН0
P16				TOH1/INTP5
P17				TI50/TO50
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Input	ANI0 to ANI7
P30 to P32	I/O	Port 3. 4-bit I/O port. Input/output can be specified in 1-bit units.	Input	INTP1 to INTP3
P33		Use of an on-chip pull-up resistor can be specified by a software setting.		INTP4/TI51/TO51
P40 to P43	1/0	Port 4. 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	_
P50 to P53	I/O	Port 5. 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	_
P60	I/O	Port 6.	Input	SCL0
P61	1	4-bit I/O port (N-ch open drain).		SDA0
P62	1	Input/output can be specified in 1-bit units.		EXSCL0
P63				_
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	KR0 to KR7

Note SO11, SI11, SCK11, SSI11, TI001, TI011, and TO01 are available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

Pin Name	I/O	Function	After Reset	Alternate Function
P120	I/O	Port 12.	Input	INTP0/EXLVI
P121		5-bit I/O port.		X1
P122		Input/output can be specified in 1-bit units. Only for P120, use of an on-chip pull-up resistor can be		X2/EXCLK
P123		specified by a software setting.		XT1
P124				XT2/EXCLKS
P130	Output	Port 13. 1-bit output-only port.	Output	_
P140	I/O	Port 14.	Input	PCL/INTP6
P141		2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		BUZ/INTP7

Table 4-2. Port Functions (2/2)

4.2 Port Configuration

Ports include the following hardware.

Table 4-3. Port Configuration

ltem	Configuration
Control registers	Port mode register (PM0 to PM7, PM12, PM14) Port register (P0 to P7, P12 to P14) Pull-up resistor option register (PU0, PU1, PU3 to PU5, PU7, PU12, PU14)
Port	Total: 55 (CMOS I/O: 50, CMOS output: 1, N-ch open drain I/O: 4)
Pull-up resistor	Total: 38

4.2.1 Port 0

Port 0 is a 7-bit I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P06 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

This port can also be used for timer I/O, serial interface data I/O^{Note} , and clock I/O.

RESET input sets port 0 to input mode.

Figures 4-2 to 4-5 show block diagrams of port 0.

Caution When P02/SO11^{Note}, P03/SI11^{Note}, and P04/SCK11^{Note} are used as general-purpose ports, do not write to serial clock selection register 11 (CSIC11).

Note Available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.




Figure 4-2. Block Diagram of P00, P03, and P05

- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR××: Write signal





Figure 4-3. Block Diagram of P01 and P06

- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR xx: Write signal

Figure 4-4. Block Diagram of P02



- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR××: Write signal




Figure 4-5. Block Diagram of P04

- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR××: Write signal

4.2.2 Port 1

Port 1 is an 8-bit I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

RESET input sets port 1 to input mode.

Figures 4-6 to 4-10 show block diagrams of port 1.

Caution When P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 are used as general-purpose ports, do not write to serial clock selection register 10 (CSIC10).




Figure 4-6. Block Diagram of P10

- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR xx: Write signal




Figure 4-7. Block Diagram of P11 and P14

- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR xx: Write signal






Figure 4-8. Block Diagram of P12 and P15

- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal





- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR xx: Write signal




Figure 4-10. Block Diagram of P16 and P17

- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR xx: Write signal

4.2.3 Port 2

Port 2 is an 8-bit I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input.

Figure 4-11 shows a block diagram of port 2.

Caution When using P20/ANI0 to P27/ANI7 in the input mode, not only PM2 (input/output) but also the A/D port configuration register (ADPC) (analog input/digital input) must be set (for details, see 12.3 (5) A/D port configuration register (ADPC)). The reset value of ADPC is 00H (P20/ANI0 to P27/ANI7 are all analog input pins).




Figure 4-11. Block Diagram of P20 to P27

PM2: Port mode register 2

RD: Read signal

WR xx: Write signal

4.2.4 Port 3

Port 3 is a 4-bit I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

This port can also be used for external interrupt request input and timer I/O.

RESET input sets port 3 to input mode.

Figures 4-12 and 4-13 show block diagrams of port 3.

Caution In the μ PD78F0537D, be sure to pull the P31 pin down after reset to prevent malfunction.

Remark P31/INTP2 and P32/INTP3 of the μ PD78F0537D can be used as on-chip debug mode setting pins when the on-chip debug function is used. For details, see **CHAPTER 26 ON-CHIP DEBUG FUNCTION** (μ PD78F0537D ONLY).





Figure 4-12. Block Diagram of P30 to P32

- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR xx: Write signal

Figure 4-13. Block Diagram of P33



- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR xx: Write signal


4.2.5 Port 4

Port 4 is a 4-bit I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 to P43 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

RESET input sets port 4 to input mode.

Figure 4-14 shows a block diagram of port 4.

Figure 4-14. Block Diagram of P40 to P43



- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR xx: Write signal


4.2.6 Port 5

Port 5 is a 4-bit I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P53 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

RESET input sets port 5 to input mode.

Figure 4-15 shows a block diagram of port 5.





- PU5: Pull-up resistor option register 5
- PM5: Port mode register 5
- RD: Read signal
- WR xx: Write signal

4.2.7 Port 6

Port 6 is a 4-bit I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The P60 to P63 pins are N-ch open-drain pins.

This port can also be used for serial interface data I/O and clock I/O.

RESET input sets port 6 to input mode.

Figures 4-16 to 4-18 show block diagrams of port 6.

* **Remark** When using P62/EXSCL0 as an external clock input pin of the serial interface, input a clock of 6.4 MHz to it.





Figure 4-16. Block Diagram of P60 and P61

- PM6: Port mode register 6
- RD: Read signal

WR××: Write signal






PM6: Port mode register 6

RD: Read signal

WR xx: Write signal





PM6: Port mode register 6

RD: Read signal

WR xx: Write signal

4.2.8 Port 7


Port 7 is an 8-bit I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P77 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

This port can also be used for key return input.

RESET input sets port 7 to input mode.

Figure 4-19 shows a block diagram of port 7.





PU7: Pull-up resistor option register 7

- PM7: Port mode register 7
- RD: Read signal
- WR××: Write signal

4.2.9 Port 12

Port 12 is a 5-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port only for P120, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

This port can also be used for external interrupt request input, potential input for external low-voltage detection, resonator for main system clock connection, external clock input, and resonator for subsystem clock connection.

RESET input sets port 12 to input mode.

Figures 4-20 and 4-21 show block diagrams of port 12.

Caution When using P121/X1, P122/X2/EXCLK, P123/XT1, or P124/XT2/EXCLKS to connect a resonator for the main system clock or subsystem clock, or to input an external clock, the X1 oscillation mode, XT1 oscillation mode, or external clock input mode must be set by using the clock operation mode select register (OSCCTL) (for details, see 5.3 (5) Clock operation mode select register (OSCCTL)). The reset value of OSCCTL is 00H (all P121 to P124 are I/O port pins).





Figure 4-20. Block Diagram of P120

- PU12: Pull-up resistor option register 12
- PM12: Port mode register 12
- RD: Read signal
- WR xx: Write signal







- PU12: Pull-up resistor option register 12
- PM12: Port mode register 12
- RD: Read signal
- WR xx: Write signal

4.2.10 Port 13

Port 13 is a 1-bit output-only port.

Figure 4-22 shows a block diagram of port 13.





RD: Read signal

WR××: Write signal

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.

4.2.11 Port 14


Port 14 is a 2-bit I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14). When the P140 and P141 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

This port can also be used for external interrupt request input, buzzer output, and clock output.

RESET input sets port 14 to input mode.

Figure 4-23 shows a block diagram of port 14.





- PU14: Pull-up resistor option register 14
- PM14: Port mode register 14
- RD: Read signal
- WR ××: Write signal

4.3 Registers Controlling Port Function

Port functions are controlled by the following three types of registers.

- Port mode registers (PM0 to PM7, PM12, PM14)
- Port registers (P0 to P7, P12 to P14)
- Pull-up resistor option registers (PU0, PU1, PU3 to PU5, PU7, PU12, PU14)

(1) Port mode registers (PM0 to PM7, PM12, and PM14)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register and output latch as shown in Table 4-4.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FF20H	FFH	R/W
			·								
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FF21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W
PM3	1	1	1	1	PM33	PM32	PM31	PM30	FF23H	FFH	R/W
PM4	1	1	1	1	PM43	PM42	PM41	PM40	FF24H	FFH	R/W
									-		
PM5	1	1	1	1	PM53	PM52	PM51	PM50	FF25H	FFH	R/W
PM6	1	1	1	1	PM63	PM62	PM61	PM60	FF26H	FFH	R/W
									-		
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FF27H	FFH	R/W
		•									
PM12	1	1	1	PM124	PM123	PM122	PM121	PM120	FF2CH	FFH	R/W
PM14	1	1	1	1	1	1	PM141	PM140	FF2EH	FFH	R/W
	PMmn					Pmn pin I/	O mode se	lection			
					(1	m = 0 to 7,	12, 14; n =	= 0 to 7)			
	0	Output m	ode (outpu	ut buffer on	ı)						
	1	Input mo	de (output	buffer off)							

Figure 4-24. Format of Port Mode Register

Pin Name	Alternate Function	PM××	P××	
	Function Name	I/O		
P00	T1000	Input	1	×
P01	TI010	Input	1	×
	ТО00	Output	0	0
P02	SO11 ^{Note}	Output	0	0
P03	SI11 ^{Note}	Input	1	×
P04	SCK11 ^{Note}	Input	1	×
		Output	0	1
P05	SSI11 ^{Note}	Input	1	×
	TI001 ^{Note}	Input	1	×
P06	TI011 ^{Note}	Input	1	×
	TO01 ^{Note}	Output	0	0
P10	SCK10	Input	1	×
		Output	0	1
	TxD0	Output	0	1
P11	SI10	Input	1	×
	RxD0	Input	1	×
P12	SO10	Output	0	0
P13	TxD6	Output	0	1
P14	RxD6	Input	1	×
P15	ТОНО	Output	0	0
P16	TOH1	Output	0	0
	INTP5	Input	1	×
P17	TI50	Input	1	×
	TO50	Output	0	0
P20 to P27	ANI0 to ANI7	Input	1	×
P30 to P32	INTP1 to INTP3	Input	1	×
P33	INTP4	Input	1	×
	TI51	Input	1	×
	TO51	Output	0	0
P60	SCL0	I/O	0	0
P61	SDA0	I/O	0	0
P62	EXSCL0	Input	1	×
P70 to P77	KR0 to KR7	Input	1	×
P120	INTPO	Input	1	×
	EXLVI	Input	1	×
P140	PCL	Output	0	0
	INTP6	Input	1	×
P141	BUZ	Output	0	0
	INTP7	Input	1	×

Table 4-4. Settings of Port Mode Register and Output Latch When Using Alternate Function

Note SO11, SI11, SCK11, SSI11, TI001, TI011, and TO01 are available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

*

- Remark
 ×:
 Don't care

 PM××:
 Port mode register

 P××:
 Port output latch
- Caution When using P20/ANI0 to P27/ANI7 in the input mode, not only PM2 (input/output) but also the A/D port configuration register (ADPC) (analog input/digital input) must be set (for details, see 12.3 (4) to (6)). The reset value of ADPC is 00H (P20/ANI0 to P27/ANI7 are all analog input pins).

ADPC3	ADPC2	ADPC1	ADPC0	Analog Input (A)/Digital Input (D) Switching								
				P27/ ANI7	P26/ ANI6	P25/ ANI5	P24/ ANI4	P23/ ANI3	P22/ ANI2	P21/ ANI1	P20/ ANI0	
0	0	0	0	А	А	А	А	А	А	А	А	
0	0	0	1	А	А	А	А	А	А	А	D	
0	0	1	0	А	А	А	А	А	А	D	D	
0	0	1	1	А	А	А	А	А	D	D	D	
0	1	0	0	А	А	А	А	D	D	D	D	
0	1	0	1	А	А	А	D	D	D	D	D	
0	1	1	0	А	А	D	D	D	D	D	D	
0	1	1	1	А	D	D	D	D	D	D	D	
1	0	0	0	D	D	D	D	D	D	D	D	
	Other than above						Setting prohibited					

Table 4-5. Analog Input/Digital Input Switching of P20/ANI0 to P27/ANI7

Remark ADPC3 to ADPC0: Bits 3 to 0 of A/D port configuration register (ADPC)

(2) Port registers (P0 to P7, P12 to P14)

These registers write the data that is output from the chip when data is output from a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the value of the output latch is read.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	P06	P05	P04	P03	P02	P01	P00	FF00H	00H (output latch)	R/W
P1	P17	P16	P15	P14	P13	P12	P11	P10	FF01H	00H (output latch)	R/W
									_		
P2	P27	P26	P25	P24	P23	P22	P21	P20	FF02H	00H (output latch)	R/W
P3	0	0	0	0	P33	P32	P31	P30	FF03H	00H (output latch)	R/W
P4	0	0	0	0	P43	P42	P41	P40	FF04H	00H (output latch)	R/W
		1	1			1					
P5	0	0	0	0	P53	P52	P51	P50	FF05H	00H (output latch)	R/W
P6	0	0	0	0	P63	P62	P61	P60	FF06H	00H (output latch)	R/W
P7	P77	P76	P75	P74	P73	P72	P71	P70	FF07H	00H (output latch)	R/W
P12	0	0	0	P124	P123	P122	P121	P120	FF0CH	00H (output latch)	R/W
		1	1			1					
P13	0	0	0	0	0	0	0	P130	FF0DH	00H (output latch)	R/W
		1	1	1		1	1	1			
P14	0	0	0	0	0	0	P141	P140	FF0EH	00H (output latch)	R/W

Figure 4-25. Format of Port Register

Pmn	m = 0 to 7, 12 to 14; n = 0 to 7							
	Output data control (in output mode)	Input data read (in input mode)						
0	Output 0	Input low level						
1	Output 1	Input high level						

(3) Pull-up resistor option registers (PU0, PU1, PU3 to PU5, PU7, PU12, and PU14)

These registers specify whether the on-chip pull-up resistors of P00 to P06, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P70 to P77, P120, or P140 and P141 are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified in PU0, PU1, PU3 to PU5, PU7, PU12, and PU14. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of PU0, PU1, PU3 to PU5, PU7, PU12, and PU14.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	0	PU06	PU05	PU04	PU03	PU02	PU01	PU00	FF30H	00H	R/W
	7	6	5	4	3	2	1	0			
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	PU10	FF31H	00H	R/W
						-					
	7	6	5	4	3	2	1	0			
PU3	0	0	0	0	PU33	PU32	PU31	PU30	FF33H	00H	R/W
	7	6	5	4	3	2	1	0			
PU4	0	0	0	0	PU43	PU42	PU41	PU40	FF34H	00H	R/W
	7	6	5	4	3	2	1	0			
PU5	0	0	0	0	PU53	PU52	PU51	PU50	FF35H	00H	R/W
	7	6	5	4	3	2	1	0			
PU7	PU77	PU76	PU75	PU74	PU73	PU72	PU71	PU70	FF37H	00H	R/W
	7	6	5	4	3	2	1	0			
PU12	0	0	0	0	0	0	0	PU120	FF3CH	00H	R/W
	7	6	5	4	3	2	1	0			
PU14	0	0	0	0	0	0	PU141	PU140	FF3EH	00H	R/W

Figure 4-26. Format of Pull-up Resistor Option Register

PUmn	Pmn pin on-chip pull-up resistor selection							
	(m = 0, 1, 3 to 5, 7, 12, 14; n = 0 to 7)							
0	On-chip pull-up resistor not connected							
1	On-chip pull-up resistor connected							

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

Caution In the case of 1-bit memory manipulation instruction, although a single bit is manipulated, the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, even for bits other than the manipulated bit.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared by reset.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared by reset.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change.

CHAPTER 5 CLOCK GENERATOR

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of $f_x = 2$ to 20 MHz. Oscillation can be stopped by executing the STOP instruction or using the main OSC control register (MOC).

<2> High-speed Ring-OSC oscillator

This circuit oscillates a clock of $f_{RH} = 8$ MHz (TYP.). After a RESET release, the CPU always starts operating with this high-speed Ring-OSC clock. Oscillation can be stopped by executing the STOP instruction or using the Ring-OSC mode register (RCM).

An external main system clock (fexcLK = 2 to 20 MHz) can also be supplied from the EXCLK pin. As the main system clock, a high-speed system clock (X1 clock or external main system clock) or high-speed Ring-OSC clock can be selected by using the main clock mode register (MCM).

(2) Subsystem clock

Subsystem clock oscillator

This circuit oscillates at a frequency of $f_{XT} = 32.768$ kHz. Oscillation can be stopped by using the processor clock control register (PCC) and clock operation mode select register (OSCCTL). An external subsystem clock (f_{EXCLKS} = 32.768 kHz) can also be supplied from the EXCLKS pin.

(3) Low-speed Ring-OSC clock (clock for watchdog timer)

Low-speed Ring-OSC oscillator

This circuit oscillates a clock of $f_{RL} = 240$ kHz (TYP.). After a RESET release, the low-speed Ring-OSC clock always starts operating. Oscillation can be stopped by using the Ring-OSC mode register (RCM). The low-speed Ring-OSC clock cannot be used as the CPU clock. The following hardware operates with the low-speed Ring-OSC clock.

- Watchdog timer
- TMH1 (fRL/2⁷)

Remarks 1. fx: X1 clock oscillation frequency


- 2. free: High-speed Ring-OSC clock oscillation frequency
- 3. fexclk: External main system clock frequency
- 4. fxT: XT1 clock oscillation frequency
- 5. fexclks: External subsystem clock frequency
- 6. fRL: Low-speed Ring-OSC clock oscillation frequency

5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Item	Configuration					
Control registers	Processor clock control register (PCC)					
	Ring-OSC mode register (RCM)					
	Main clock mode register (MCM)					
	Main OSC control register (MOC)					
	Clock operation mode select register (OSCCTL)					
	Oscillation stabilization time counter status register (OSTC)					
	Oscillation stabilization time select register (OSTS)					
Oscillators	X1 oscillator					
	XT1 oscillator					
	High-speed Ring-OSC oscillator					
	Low-speed Ring-OSC oscillator					

Table 5-1. Configuration of Clock Generator



- Remarks 1. fx: X1 clock oscillation frequency
 - **2.** fRH: High-speed Ring-OSC clock oscillation frequency
 - 3. fexclk: External main system clock frequency
 - **4.** fxH: High-speed system clock oscillation frequency
 - 5. fxp: Main system clock oscillation frequency
 - 6. fprs: Peripheral hardware clock oscillation frequency
 - 7. fcpu: CPU clock oscillation frequency
 - 8. fxr: XT1 clock oscillation frequency
 - 9. fexclks: External subsystem clock frequency
 - 10. fsub: Subsystem clock oscillation frequency
 - 11. frL: Low-speed Ring-OSC clock oscillation frequency

5.3 Registers Controlling Clock Generator

The following seven registers are used to control the clock generator.

- Processor clock control register (PCC)
- Ring-OSC mode register (RCM)
- Main clock mode register (MCM)
- Main OSC control register (MOC)
- Clock operation mode select register (OSCCTL)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

(1) Processor clock control register (PCC)

This register is used to select the CPU clock and the division ratio. PCC is set by a 1-bit or 8-bit memory manipulation instruction. $\overline{\mathsf{RESET}}$ input sets PCC to 01H.

Address: FF	FBH After	reset: 01H	R/W ^{Note 1}										
Symbol	7	6	<5>	<4>	3	2	1	0					
PCC	0	0	CLS	CSS	0	PCC2	PCC1	PCC0					
	CLS			(CPU clock stat	us							
	0	Main system clock											
	1 Subsystem clock												
	CSS ^{Note 2}	PCC2	PCC1	PCC0	CPU clock (fcpu) selection								
	0	0	0	0	fхр								
	-	0	0	1	fxp/2 (defaul	lt)							
		0	1	0	fxp/2 ²								
		0	1	1	fxp/2 ³								
		1	0	0	fxp/2 ⁴								
	1	0	0	0	fsuв/2								
		0	0	1									
		0	1	0									
		0	1	1]								
		1	0	0									
		Other th	an above		Setting prohibited								

Figure 5-2. Format of Processor Clock Control Register (PCC)

Notes 1. Bit 5 is read-only.

- **2.** Be sure to switch CSS from 1 to 0 when bits 1 (MCS) and 0 (MCM0) of the main clock mode register (MCM) are 1.
- Cautions 1. Be sure to clear bits 3 and 6 to 0. 2. It takes one clock to change the CPU clock.
- **Remarks 1.** fxp: Main system clock oscillation frequency
 - 2. fsub: Subsystem clock oscillation frequency

The fastest instruction can be executed in 2 clocks of the CPU clock in the 78K0/KE2. Therefore, the relationship between the CPU clock (fcPu) and the minimum instruction execution time is as shown in Table 5-2.

Table 5-2. Relationship Between CPU Clock and Minimum Instruction Execution Time	Table 5-2	2. Relationship Be	etween CPU Clock	and Minimum Instru	ction Execution Time
--	-----------	--------------------	------------------	--------------------	----------------------

CPU Clock (fcpu)		Minir	num Instruction Execution Time:	2/fcpu
	High-Speed S	ystem Clock ^{№06}	High-Speed Ring-OSC Clock ^{∾ote}	Subsystem Clock
	At 10 MHz Operation	At 20 MHz Operation	At 8 MHz (TYP.) Operation	At 32.768 kHz Operation
fхр	0.2 <i>μ</i> s	0.1 <i>μ</i> s	0.25 μs (TYP.)	-
fxp/2	0.4 <i>μ</i> s	0.2 <i>μ</i> s	0.5 μs (TYP.)	-
fxp/2 ²	0.8 <i>μ</i> s	0.4 <i>μ</i> s	1.0 <i>μ</i> s (TYP.)	-
fxp/2 ³	1.6 <i>μ</i> s	0.8 <i>μ</i> s	2.0 μs (TYP.)	-
fxp/2 ⁴	3.2 <i>μ</i> s	1.6 <i>μ</i> s	4.0 μs (TYP.)	-
fsuв/2	-	_	_	122.1 μs

Note The main clock mode register (MCM) is used to set the CPU clock (high-speed system clock/high-speed Ring-OSC clock) (see **Figure 5-4**).

(2) Ring-OSC mode register (RCM)

This register sets the operation mode of Ring-OSC. RCM can be set by a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets this register to $80\text{H}^{\text{Note 1}}$.

Figure 5-3. Format of Ring-OSC Mode Register (RCM)

Address: FFA0H After reset: 80H^{Note 1} R/W^{Note 2}

Symbol	<7>	6	5	4	3	2	<1>	<0>
RCM	RSTS	0	0	0	0	0	LSRSTOP	RSTOP

RSTS	Status of high-speed Ring-OSC oscillation
0	Waiting for stabilization of high-speed Ring-OSC oscillation in high-accuracy mode (high- speed Ring-OSC operation in low-accuracy mode)
1	High-speed Ring-OSC operation in high-accuracy mode

LSRSTOP	Low-speed Ring-OSC oscillating/stopped			
0	ow-speed Ring-OSC oscillating			
1	Low-speed Ring-OSC stopped			

RSTOP	High-speed Ring-OSC oscillating/stopped			
0	ligh-speed Ring-OSC oscillating			
1	High-speed Ring-OSC stopped			

- **Notes 1.** The value of this register is 00H immediately after a reset release but automatically changes to 80H after high-speed Ring-OSC oscillation has been stabilized.
 - 2. Bit 7 is read-only.
- Caution When setting RSTOP to 1, be sure to confirm that the CPU operates with a clock other than the high-speed Ring-OSC clock. Specifically, set RSTOP to 1 under either of the following conditions.
 - When MCS = 1 (when CPU operates with the high-speed system clock)
 - When CLS = 1 (when CPU operates with the subsystem clock)

(3) Main clock mode register (MCM)

This register selects the main system clock supplied to CPU clock and clock supplied to peripheral hardware clock.

MCM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 5-4. Format of Main Clock Mode Register (MCM)

Address: FFA1H After reset: 00H R/W^{Note}

Symbol	7	6	5	4	3	<2>	<1>	<0>
MCM	0	0	0	0	0	XSEL	MCS	MCM0

XSEL	MCM0	Selection of clock supplied to main system clock and peripheral hardware		
		Main system clock (fxp)	Peripheral hardware clock (fprs)	
0	0	High-speed Ring-OSC clock (fкн)	High-speed Ring-OSC clock (fкн)	
0	1			
1	0		High-speed system clock (fxH)	
1	1	High-speed system clock (fxH)		

MCS	Main system clock status				
0	Operates with high-speed Ring-OSC clock				
1	Operates with high-speed system clock				

Note Bit 1 is read-only.

Cautions 1. XSEL can be changed only once after a reset release.

- 2. The peripheral hardware cannot operate when the peripheral hardware clock is stopped. To resume the operation of the peripheral hardware after the peripheral hardware clock has been stopped, initialize the peripheral hardware.
- 3. A clock other than fPRs is supplied to the following peripheral functions regardless of the setting of XSEL and MCM0.
 - Watchdog timer
 - When "fRL/2" is selected as the count clock for 8-bit timer H1
 - Peripheral hardware selects the external clock as the clock source (Except when the external count clock of TM0n (n = 0, 1) is selected (Tl00n pin valid edge))
- 4. It takes one clock to change the CPU clock.

(4) Main OSC control register (MOC)

This register selects the operation mode of the high-speed system clock.

This register is used to stop the X1 oscillator or to disable an external clock input from the EXCLK pin when the CPU operates with a clock other than the high-speed system clock.

MOC can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 80H.

Figure 5-5. Format of Main OSC Control Register (MOC)

Address: FF	A2H After	reset: 80H	R/W					
Symbol	<7>	6	5	4	3	2	1	0
MOC	MSTOP	0	0	0	0	0	0	0

MSTOP	Control of high-speed system clock operation					
	X1 oscillation mode	External clock input mode				
0	X1 oscillator operating	External clock from EXCLK pin is enabled				
1	X1 oscillator stopped	External clock from EXCLK pin is disabled				

- Cautions 1. When setting MSTOP to 1, be sure to confirm that the CPU operates with a clock other than the high-speed system clock. Specifically, set MSTOP to 1 under either of the following conditions.
 - When MCS = 0 (when CPU operates with the high-speed Ring-OSC clock)
 - When CLS = 1 (when CPU operates with the subsystem clock)
 - 2. Do not clear MSTOP to 0 while bit 6 (OSCSEL) of the clock operation mode select register (OSCCTL) is 0.

(5) Clock operation mode select register (OSCCTL)

This register selects the operation modes of the high-speed system and subsystem clocks. OSCCTL can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 5-6. Format of Clock Operation Mode Select Register (OSCCTL)

Address: FF9FH After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	3	2	1	<0>
OSCCTL	EXCLK	OSCSEL	EXCLKS	OSCSELS	0	0	0	AMPH

EXCLK	OSCSEL	High-speed system clock operation mode	P121/X1 pin	P122/X2/EXCLK pin	
0	0	I/O port mode	I/O port		
0	1	X1 oscillation mode	Crystal/ceramic resonator connection		
1	0	I/O port mode	I/O port		
1	1	External clock input mode	I/O port	External clock input	

EXCLKS	OSCSELS	Subsystem clock operation mode	P123/XT1 pin	P124/XT2/EXCLKS pin	
0	0	I/O port mode	I/O port		
0	1	XT1 oscillation mode	Crystal resonator connection		
1	0	I/O port mode	I/O port		
1	1	External clock input mode	I/O port	External clock input	

AMPH	Operating frequency control
0	$2 \text{ MHz} \le f_{XH} \le 10 \text{ MHz}$
1	$10 \text{ MHz} < f_{XH} \le 20 \text{ MHz}$

Cautions 1. Be sure to set AMPH to 1 if the high-speed system clock oscillation frequency exceeds 10 MHz.

- 2. If AMPH is set to 1, the clock is supplied to the CPU 5 μ s (MIN.) after it has been set.
- 3. If the STOP instruction is executed with AMPH set to 1 when the high-speed Ring-OSC clock or external main system clock is used as the CPU clock, the clock is supplied to the CPU 5 μ s (MIN.) after the STOP mode has been released. If the X1 clock is used as the CPU clock, oscillation stabilization time is counted after the STOP mode has been released, regardless of the set value of AMPH.
- 4. AMPH can be changed only once after a reset release.
- 5. To change the value of EXCLK and OSCSEL, be sure to confirm that bit 7 (MSTOP) of the main OSC control register (MOC) is 1 (the X1 oscillator stops or the external clock from the EXCLK pin is disabled).
- 6. To change the value of EXCLKS and OSCSELS, confirm that bit 5 (CLS) of the processor clock control register (PCC) is 0 (the CPU is operating with the high-speed system clock).
- **Remark** fxH: High-speed system clock oscillation frequency

(6) Oscillation stabilization time counter status register (OSTC)

This is the status register of the X1 clock oscillation stabilization time counter. If the high-speed Ring-OSC clock or subsystem clock is used as the CPU clock, the X1 clock oscillation stabilization time can be checked. OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by RESET input, POC, LVI, and WDT), the STOP instruction and MSTOP (bit 7 of MOC register) = 1 clear OSTC to 00H.

Figure 5-7. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FF	A3H After	reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
OSTC	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16


MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation	stabilization t	ime status
						fx = 10 MHz	fx = 20 MHz
1	0	0	0	0	2 ¹¹ /fx min.	204.8 <i>µ</i> s min.	102.4 <i>μ</i> s min.
1	1	0	0	0	2 ¹³ /fx min.	819.2 <i>µ</i> s min.	409.6 <i>μ</i> s min.
1	1	1	0	0	2 ¹⁴ /fx min.	1.64 ms min.	819.2 <i>µ</i> s min.
1	1	1	1	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.
1	1	1	1	1	2 ¹⁶ /fx min.	6.55 ms min.	3.27 ms min.

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

- 2. If the STOP mode is entered and then released while the high-speed Ring-OSC clock or subsystem clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

(7) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released. The wait time set by OSTS is valid only after the STOP mode is released with the X1 clock selected as the CPU clock. After the STOP mode is released with the high-speed Ring-OSC clock or subsystem clock selected as the CPU clock, the oscillation stabilization time must be confirmed by OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 05H.



Address: FF	A4H After	reset: 05H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0


OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection		
				fx = 10 MHz	fx = 20 MHz
0	0	1	2 ¹¹ /fx	204.8 <i>μ</i> s	102.4 <i>μ</i> s
0	1	0	2 ¹³ /fx	819.2 <i>μ</i> s	409.6 <i>μ</i> s
0	1	1	2 ¹⁴ /fx	1.64 ms	819.2 <i>μ</i> s
1	0	0	2 ¹⁵ /fx	3.27 ms	1.64 ms
1	0	1	2 ¹⁶ /fx	6.55 ms	3.27 ms
0	ther than abo	ve	Setting prohibited		

Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.

- 2. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
- 3. If the STOP mode is entered and then released while the high-speed Ring-OSC clock or subsystem clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

4. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency


5.4 System Clock Oscillator

5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (2 to 20 MHz) connected to the X1 and X2 pins.

Figure 5-9 shows an example of the external circuit of the X1 oscillator.

Figure 5-9. Example of External Circuit of X1 Oscillator (Crystal or Ceramic Oscillation)




Cautions are listed on the next page.

5.4.2 XT1 oscillator

The XT1 oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins. Figure 5-10 shows an example of the external circuit of the XT1 oscillator.

Figure 5-10. Example of External Circuit of XT1 Oscillator (Crystal Oscillation)



Cautions are listed on the next page.

- Cautions 1. When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5-9 and 5-10 to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.

Note that the XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption.

Figure 5-11 shows examples of incorrect resonator connection.






Figure 5-11. Examples of Incorrect Resonator Connection (1/2)

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.




- (c) Wiring near high alternating current
- (d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)





(e) Signals are fetched



- **Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.
- Cautions 2. When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

5.4.3 When subsystem clock is not used

If it is not necessary to use the subsystem clock for low power consumption operations or not to use as an I/O port, connect the XT1 and XT2 pins as follows.

XT1, XT2: Set to I/O port mode (OSCSEL = 0) and independently connect to EVDD or EVSS via a resistor.

Remark OSCSEL: Bit 6 of clock operation mode select register (OSCCTL)

5.4.4 High-speed Ring-OSC oscillator

The high-speed Ring-OSC oscillator is incorporated in the 78K0/KE2. Oscillation can be controlled by the Ring-OSC mode register (RCM).

After a RESET release, the high-speed Ring-OSC clock starts oscillation (8 MHz (TYP.)).

5.4.5 Low-speed Ring-OSC oscillator

The low-speed Ring-OSC oscillator is incorporated in the 78K0/KE2.

The low-speed Ring-OSC oscillation clock is only used as the watchdog timer and the clock of 8-bit timer H1. The low-speed Ring-OSC clock cannot be used as the CPU clock.

"Can be stopped by software" or "Cannot be stopped" can be selected by the option byte. When "Can be stopped by software" is set, oscillation can be controlled by the Ring-OSC mode register (RCM).

After a RESET release, the low-speed Ring-OSC clock starts oscillation and the watchdog timer is operated (240 kHz (TYP.)).

5.4.6 Prescaler

The prescaler generates various clocks by dividing the main system clock when the main system clock is selected as the clock to be supplied to the CPU.

5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode.

- Main system clock fxp
 - High-speed system clock fxH

X1 clock fx

- External main system clock fexclk
- High-speed Ring-OSC clock fRH
- Subsystem clock fsub
 - XT1 clock fxT
 - External subsystem clock fexclks
- Low-speed Ring-OSC clock frL
- CPU clock fcpu
- Peripheral hardware clock fprs

The CPU starts operation when the on-chip high-speed Ring-OSC oscillator starts outputting after a reset release in the 78K0/KE2, thus enabling the following.


(1) Enhancement of security function

When the X1 clock is set as the CPU clock by the default setting, the device cannot operate if the X1 clock is damaged or badly connected and therefore does not operate after reset is released. However, the start clock of the CPU is the on-chip high-speed Ring-OSC clock, so the device can be started by the high-speed Ring-OSC clock after a reset release. Consequently, the system can be safely shut down by performing a minimum operation, such as acknowledging a reset source by software or performing safety processing when there is a malfunction.

(2) Improvement of performance

Because the CPU can be started without waiting for the X1 clock oscillation stabilization time, the total performance can be improved.

A timing diagram of the CPU default start using the high-speed Ring-OSC clock is shown in Figure 5-12.





Note Check using the oscillation stabilization time counter status register (OSTC).

- (a) When the RESET signal is generated, bit 0 of the main clock mode register (MCM) is set to 0 and the high-speed Ring-OSC clock is set as the CPU clock. During the RESET period, clock oscillation is stopped (when the external clock is input, the clock is invalid).
- (b) After a RESET release, the CPU clock can be switched from the high-speed Ring-OSC clock to the high-speed system clock using bits 2 and 0 (XSEL, MCM0) of the main clock mode register (MCM) after the X1 clock oscillation stabilization time has elapsed. At this time, when the high-speed system clock is the X1 clock, check the oscillation stabilization time of the X1 clock using the oscillation stabilization time counter status register (OSTC) before switching the CPU clock. The CPU clock status can be checked using bit 1 (MCS) of MCM.
- (c) When the high-speed system clock or subsystem clock is used as the CPU clock, it can be specified by using the Ring-OSC mode register (RCM) whether the high-speed Ring-OSC clock stops or oscillates. At this time, be sure to confirm that MCS = 1 (high-speed system clock as the CPU clock) or CLS = 1 (subsystem clock as the CPU clock).
- (d) When the high-speed Ring-OSC clock or subsystem clock is used as the CPU clock, it can be specified by using the main OSC control register (MOC) whether the high-speed system clock stops or oscillates. At this time, be sure to confirm that MCS = 0 (high-speed Ring-OSC clock as the CPU clock) or CLS = 1 (subsystem clock as the CPU clock).
- (e) Select the X1 clock oscillation stabilization time (2¹¹/fx, 2¹³/fx, 2¹⁴/fx, 2¹⁵/fx, 2¹⁶/fx) using the oscillation stabilization time select register (OSTS) when releasing STOP mode while high-speed system clock (X1 oscillation) is being used as the CPU clock. In addition, when releasing STOP mode while RESET is released and high-speed Ring-OSC or subsystem clock is being used as the CPU clock, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC).

- Cautions 1. The HALT mode can be used with the subsystem clock but the STOP mode cannot be used (oscillation of the subsystem clock cannot be stopped by the STOP instruction).
 - 2. If the external clock input from the EXCLK pin is used as the high-speed system clock, oscillation stabilization time is not necessary.

5.6 Controlling Clock

5.6.1 Controlling high-speed system clock

The following two types of high-speed system clocks are available.

• X1 clock: Crystal/ceramic resonator is connected across the X1 and X2 pins.

• External main system clock: External clock is input to the EXCLK pin.

When the high-speed system clock is not used, the X1/P121 and X2/EXCLK/P122 pins can be used as I/O port pins.

Caution The X1/P121 and X2/EXCLK/P122 pins are in the I/O port mode after a reset release.

(1) To oscillate the high-speed system clock (example of setting method)

<1> Setting frequency (OSCCTL register)

Set AMPH^{Notes 1, 2}.

AMPH	Operating Frequency Control
0	$2 \text{ MHz} \le f_{XH} \le 10 \text{ MHz}$
1	10 MHz < fхн ≤ 20 MHz

Remark fxH: High-speed system clock oscillation frequency

<2> Setting X1 and X2 pins and selecting X1 clock or external clock (OSCCTL register) Set EXCLK and OSCSEL.

EXCLK	OSCSEL	Operation Mode of High- Speed System Clock	P121/X1 Pin	P122/X2/EXCLK Pin
0	1	X1 oscillation mode	Crystal/ceramic resonat	tor connection
1	1	External clock input mode	I/O port	External clock input

- <3> Controlling oscillation of X1 clock/external clock (MOC register) If MSTOP is cleared to 0, the X1 oscillator starts oscillating. If the external clock is selected, the input of the external clock is enabled.
- <4> Waiting for the stabilization of the oscillation of X1 clock^{Note 3} Check the OSTC register and wait for the necessary time. During the wait time, other software processing can be executed.

Notes 1. The value of AMPH can be changed only once after a reset release.

- 2. If AMPH is set to 1, the clock is supplied to the CPU 5 μ s (MIN.) after it has been set.
- 3. Not necessary when an external clock is input from the EXCLK pin
- Caution Do not change the value of EXCLK and OSCSEL while the high-speed system clock is operating.

(2) To use the high-speed system clock as the CPU clock (example of setting method)

<1> Setting the high-speed system clock as the main system clock (MCM register) Set XSEL and MCM0.

XSEL	MCM0	Selection of Main System Clock and Clock Supplied to Peripheral Hardware		
		Main System Clock (fxp)	Peripheral Hardware Clock (fprs)	
1	1	High-speed system clock (fxH)	High-speed system clock (fxH)	

<2> Setting the main system clock as the CPU clock and selecting the division ratio (PCC register) Set CSS, PCC0, PCC1, and PCC2.

CSS	PCC2	PCC1	PCC0	CPU Clock (fcpu) Selection
0	0	0	0	fxp
	0	0	1	fxp/2 (default)
	0	1	0	fxp/2 ²
	0	1	1	fxp/2 ³
	1	0	0	fxp/2 ⁴

(3) To use the high-speed system clock as the peripheral hardware clock (example of setting method) Set XSEL.

XSEL	Peripheral Hardware Clock (fprs)
1	High-speed system clock (fxH)

(4) To stop the high-speed system clock (example of setting method)

The high-speed system clock can be stopped in the following two ways.

- Executing the STOP instruction to set the STOP mode
- Setting MSTOP to 1 and stopping the X1 oscillation (disabling clock input if the external clock is used)

(a) To execute a STOP instruction

- <1> Setting of peripheral hardware Stop the peripheral hardware that cannot be used in the STOP mode.
- <2> Setting the oscillation stabilization time

When the CPU operates with the X1 clock, set the value of the OSTS register before the STOP instruction is executed.

<3> Setting the STOP mode

When the STOP instruction is executed, the system is placed in the STOP mode and X1 oscillation is stopped. If the external clock is used, the external clock is not stopped but input of the external clock is disabled.

(b) To set MSTOP to 1

<1> Confirming that the CPU clock is operating with a clock other than the high-speed system clock (PCC and MCM registers)

Confirm the CPU clock with CLS and MCS.

CLS	MCS	CPU Clock Status		
0	0	High-speed Ring-OSC clock		
0	1	High-speed system clock		
1	×	Subsystem clock		

If CLS = 0 and MCS = 1, the high-speed system clock is selected as the CPU clock. Change the CPU clock to the subsystem clock or high-speed Ring-OSC clock.

<2> Stopping the high-speed system clock (MOC register)

If MSTOP is set to 1 when X1 oscillation is used for the high-speed system clock, X1 oscillation is stopped. If the external clock is used, the external clock is not stopped but the input of the external clock is disabled.

Caution Be sure to confirm that MCS = 0 or CLS = 1 when setting MSTOP to 1.

5.6.2 Controlling high-speed Ring-OSC clock

(1) To oscillate the high-speed Ring-OSC^{Note 1} (example of setting method)

- <1> Setting high-speed Ring-OSC clock oscillation (RCM register) When RSTOP is cleared to 0, the high-speed Ring-OSC clock starts operating. Immediately after starting oscillation, the high-speed Ring-OSC clock operates in the low-accuracy mode^{Note 2}.
- <2> Waiting for the oscillation accuracy stabilization time of high-speed Ring-OSC (RCM register) Wait until RSTS is set to 1 (until the mode is automatically changed from the low-accuracy mode to the high-accuracy mode)^{Note 3}.
- **Notes 1.** After a reset release, the high-speed Ring-OSC clock automatically starts oscillating and is selected as the CPU clock.
 - 2. The high-speed Ring-OSC clock operates in the low-accuracy mode immediately after it has started operating if RSTOP is cleared to 0 or if the high-speed Ring-OSC clock starts oscillation after a reset release or release from STOP mode.
 - **3.** This wait time is not necessary if high accuracy is not necessary for the CPU clock and peripheral hardware clock.

- (2) To use the high-speed Ring-OSC as the CPU clock^{Note} (example of setting method)
 - <1> Setting the high-speed system clock as the main system clock (MCM register) Set XSEL and MCM0.

XSEL	MCM0	Selection of Main System Clock and Clock Supplied to Peripheral Hardware		
		Main System Clock (fxP)	Peripheral Hardware Clock (fprs)	
0	0	High-speed Ring-OSC clock (fкн)	High-speed Ring-OSC clock (fкн)	
0	1			
1	0		High-speed system clock (fxH)	

<2> Setting the main system clock as the CPU clock and selecting the division ratio (PCC register) Set CSS, PCC0, PCC1, and PCC2.

CSS	PCC2	PCC1	PCC0	CPU Clock (fcpu) Selection
0	0	0	0	fхр
	0	0	1	fxp/2 (default)
	0	1	0	fxp/2 ²
	0	1	1	fxp/2 ³
	1	0	0	fxp/2 ⁴

Note After a reset release, the high-speed Ring-OSC clock automatically oscillates and is selected as the CPU clock.

(3) To use the high-speed Ring-OSC as the peripheral hardware clock (example of setting method)

Set XSEL.

XSEL	Peripheral Hardware Clock (fprs)
0 ^{Note}	High-speed Ring-OSC clock (fRH)

Note At this time, the high-speed system clock cannot be selected as the CPU clock.

(4) To stop the high-speed Ring-OSC clock (example of setting method)

The high-speed Ring-OSC clock can be stopped in the following two ways.

- Executing the STOP instruction to set the STOP mode
- Setting RSTOP to 1 and stopping the high-speed Ring-OSC oscillation

(a) To execute a STOP instruction

- <1> Setting of peripheral hardware Stop the peripheral hardware that cannot be used in the STOP mode.
- <2> Setting the oscillation stabilization time When the CPU operates with the X1 clock, set the value of the OSTS register before the STOP instruction is executed.
- <3> Setting the STOP mode

When the STOP instruction is executed, the system is placed in the STOP mode, and high-speed Ring-OSC oscillation is stopped.

(b) To set RSTOP to 1

<1> Confirming that the CPU clock is operating with a clock other than the high-speed Ring-OSC clock (PCC and MCM registers)

Confirm the CPU clock with CLS and MCS.

CLS	MCS	CPU Clock Status		
0	0	High-speed Ring-OSC clock		
0	1	High-speed system clock		
1	×	Subsystem clock		

If CLS = 0 and MCS = 0, the high-speed Ring-OSC clock is selected as the CPU clock. Change the CPU clock to the subsystem clock or high-speed system clock.

<2> Stopping the high-speed Ring-OSC clock (RCM register) When RSTOP is set to 1, oscillation of the high-speed Ring-OSC clock is stopped.

Caution Be sure to confirm that MCS = 1 or CLS = 1 when setting RSTOP to 1.

5.6.3 Controlling subsystem clock

The following two types of subsystem clocks are available.

• XT1 clock: Crystal resonator is connected across the XT1 and XT2 pins.

• External subsystem clock: The external clock is input to the EXCLKS pin.

When the subsystem clock is not used, the XT1/P123 and XT2/EXCLKS/P124 pins can be used as I/O port pins.

Caution The XT1/P123 and XT2/EXCLKS/P124 pins are in the I/O port mode after a reset release.

(1) To oscillate the subsystem clock (example of setting method)

<1> Setting XT1 and XT2 pins, selecting XT1 clock or external clock, and controlling oscillation (OSCCTL register)

Set EXCLKS and OSCSELS.

EXCLKS	OSCSELS	Operation Mode of Subsystem Clock	P123/XT1 Pin P124/XT2/EXCLKS Pin	
0	1	XT1 oscillation mode	Crystal/ceramic resonator connection	
1	1 1 External clock input mode		I/O port	External clock input

<2> Waiting for the stabilization of the subsystem clock oscillation^{Note}

Wait for the oscillation stabilization time of the subsystem clock by software, using a timer function.

Note Not necessary when the external clock input from the EXCLKS pin is used

Caution Do not change the value of EXCLKS and OSCSELS while the subsystem clock is operating.

(2) To use the subsystem clock as the CPU clock (example of setting method)

<1> Setting the subsystem clock as the CPU clock (PCC register) Set CSS, PCC0, PCC1, and PCC2.

CSS	PCC2	PCC1	PCC0	CPU Clock (fcpu) Selection
1	0	0	0	fsub/2
	0	0	1	
	0	1	0	
	0	1	1	
	1	0	0	

(3) To stop the subsystem clock (example of setting method)

<1> Confirming that the CPU clock is operating with a clock other than the subsystem clock (PCC and MCM registers)

Confirm the CPU clock with CLS and MCS.

CLS	MCS	CPU Clock Status		
0	0	High-speed Ring-OSC clock		
0	1	High-speed system clock		
1	×	Subsystem clock		

If CLS = 1, the subsystem clock is selected as the CPU clock. Change the CPU clock to the high-speed Ring-OSC clock or high-speed system clock.

<2> Stopping the subsystem clock (PCC register) When OSCSELS is cleared to 0, XT1 oscillation is stopped. If the external clock is used, the external clock is not stopped but the input of the external clock is disabled.

5.6.4 Controlling low-speed Ring-OSC clock

The low-speed Ring-OSC clock is a clock for the watchdog timer. It cannot be used as the CPU clock.

With this clock, only the following peripheral hardware can operate.

- Watchdog timer
- 8-bit timer H1 (if fRL is selected as the count clock)

In addition, the following operation modes can be selected by the option byte.

- Low-speed Ring-OSC clock oscillation cannot be stopped
- Low-speed Ring-OSC clock oscillation can be stopped by software

After a reset release, the low-speed Ring-OSC clock automatically oscillates.

(1) To stop the low-speed Ring-OSC clock (example of setting method)

<1> Setting LSRSTOP to 1 (RCM register) If LSRSTOP is set to 1, the low-speed Ring-OSC oscillation is stopped.

(2) To oscillate the low-speed Ring-OSC clock (example of setting method)

<1> Clearing LSRSTOP to 0 (RCM register) If LSRSTOP is cleared to 0, the low-speed Ring-OSC clock is oscillated.

Caution If "Low-speed Ring-OSC clock oscillation cannot be stopped" is selected by the option byte, oscillation of the low-speed Ring-OSC clock cannot be controlled.

5.6.5 Clocks supplied to CPU and peripheral hardware

The following table shows the relation among the clocks supplied to the CPU and peripheral hardware, and setting of registers.

XSEL	CSS	MCM0	EXCLK	Supplied Clock			
				Clock Supplied to CPU	Clock Supplied to Peripheral Hardware		
0	0	×	×	High-speed Ring-OSC clock			
0	1	×	×	Subsystem clock High-speed Ring-OSC			
1	0	0	0	High-speed Ring-OSC clock	X1 clock		
1	0	0	1		External main system clock		
1	0	1	0	X1 clock			
1	0	1	1	External main system clock			
1	1	0	0	Subsystem clock	X1 clock		
1	1	0	1		External main system clock		
1	1	1	0		X1 clock		
1	1	1	1		External main system clock		

Table 5-3. Clocks Supplied to CPU and Peripheral Hardware, and Register Setting

Remarks 1. XSEL: Bit 2 of the main clock mode register (MCM)

- 2. CSS: Bit 4 of the processor clock control register (PCC)
- **3.** MCM0: Bit 0 of MCM
- 4. EXCLK: Bit 7 of the clock operation mode select register (OSCCTL)

5.6.6 CPU clock status transition diagram

Figure 5-13 shows the CPU clock status transition diagram of this product.




Figure 5-13. CPU Clock Status Transition Diagram

Note When the high-speed Ring-OSC oscillates: normal mode, when high-speed Ring-OSC stops: low-operating current mode

Table 5-4 shows transition of the CPU clock and examples of setting the SFR registers.

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (1/4)

(1) CPU operating with high-speed system clock (C) after reset release (A)

(The CPU operates with the high-speed Ring-OSC clock immediately after a reset release (B).)

(Setting sequence of SFR registers)							
Setting Flag of SFR Register Status Transition	AMPH	EXCLK	OSCSEL	MSTOP	OSTC Register	XSEL	MCM0
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: less than 10 MHz)	0	0	1	0	Must be checked	1	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock: less than 10 MHz)	0	1	1	0	Must not be checked	1	1
(A) \rightarrow (B) \rightarrow (C) (X1 clock: 10 MHz or more)	1	0	1	0	Must be checked	1	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock: 10 MHz or more)	1	1	1	0	Must not be checked	1	1

(2) CPU operating with high-speed Ring-OSC clock (B) after reset release (A)

Status Transition	SFR Register Setting
$(A) \rightarrow (B)$	SFR registers do not have to be set (default status after reset release).

(3) CPU operating with subsystem clock (D) after reset release (A)

(The CPU operates with the high-speed Ring-OSC clock immediately after a reset release (B).)

(Setting sequence of SFR registers)				
Setting Flag of SFR Register Status Transition	EXCLKS	OSCSELS	Waiting for Oscillation Stabilization	CSS
$(A) \to (B) \to (D) \; (XT1 \; clock)$	0	1	Necessary	1
$(A) \rightarrow (B) \rightarrow (D)$ (external subsystem clock)	1	1	Unnecessary	1

(Setting sequence of SFR registers)

Remarks 1. (A) to (I) in Table 5-4 correspond to (A) to (I) in Figure 5-13.

2. EXCLK, OSCSEL, EXCLKS, OSCSELS, AMPH:

Bits 7 to 4 and 0 of the clock operation mode select register (OSCCTL)

- MSTOP: Bit 7 of the main OSC control register (MOC)
- XSEL, MCM0: Bits 2 and 0 of the main clock mode register (MCM)
- CSS: Bit 4 of the processor clock control register (PCC)

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (2/4)

(4) CPU clock changing from high-speed Ring-OSC clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers)							
Setting Flag of SFR Register Status Transition	AMPH	EXCLK	OSCSEL	MSTOP	OSTC Register	XSEL	MCM0
(B) \rightarrow (C) (X1 clock: less than 10 MHz)	0	0	1	0	Must be checked	1	1
(B) \rightarrow (C) (external main clock: less than 10 MHz)	0	1	1	0	Must not be checked	1	1
(B) \rightarrow (C) (X1 clock: 10 MHz or more)	1	0	1	0	Must be checked	1	1
(B) \rightarrow (C) (external main clock: 10 MHz or more)	1	1	1	0	Must not be checked	1	1
						\uparrow	•

Unnecessary if these registers are already set

Unnecessary if the CPU is operating with the high-speed system clock Unnecessary if this register is already set

(5) CPU clock changing from high-speed Ring-OSC clock (B) to subsystem clock (D)

(Setting sequence of SFR registers)				
Setting Flag of SFR Register Status Transition	EXCLKS	OSCSELS	Waiting for Oscillation Stabilization	CSS
$(B) \rightarrow (D) (XT1 clock)$	0	1	Necessary	1
(B) \rightarrow (D) (external subsystem clock)	1	1	Unnecessary	1

Unnecessary if the CPU is operating with the subsystem clock

Remarks 1. (A) to (I) in Table 5-4 correspond to (A) to (I) in Figure 5-13.

2. EXCLK, OSCSEL, EXCLKS, OSCSELS, AMPH:

Bits 7 to 4 and 0 of the clock operation mode select register (OSCCTL)

MSTOP: Bit 7 of the main OSC control register (MOC)

XSEL, MCM0: Bits 2 and 0 of the main clock mode register (MCM)

CSS: Bit 4 of the processor clock control register (PCC)

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (3/4)

(6) CPU clock changing from high-speed system clock (C) to high-speed Ring-OSC clock (B)

(Setting sequence of SFR registers)			<u> </u>
Setting Flag of SFR Register	RSTOP	RSTS	MCM0
Status Transition			
$(C) \to (B)$	0	Confirm this flag is 1.	0

Unnecessary if the CPU is operating

with the high-speed Ring-OSC clock

(7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

(Setting sequence of SFR registers)				>
Setting Flag of SFR Register Status Transition	EXCLKS	OSCSELS	Waiting for Oscillation Stabilization	CSS
(C) \rightarrow (D) (XT1 clock)	0	1	Necessary	1
(C) \rightarrow (D) (external subsystem clock)	1	1	Unnecessary	1

Unnecessary if the CPU is operating with the subsystem clock

(8) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers)								
Setting Flag of SFR Register Status Transition	AMPH	EXCLK	OSCSEL	MSTOP	OSTC Register	XSEL	MCM0	CSS
(D) \rightarrow (C) (X1 clock: less than 10 MHz)	0	0	1	0	Must be checked	1	1	0
(D) \rightarrow (C) (external main clock: less than 10 MHz)	0	1	1	0	Must not be checked	1	1	0
(D) \rightarrow (C) (X1 clock: 10 MHz or more)	1	0	1	0	Must be checked	1	1	0
(D) \rightarrow (C) (external main clock: 10 MHz or more)	1	1	1	0	Must not be checked	1	1	0
,			ـــــــــــــــــــــــــــــــــــــ			\uparrow		

Unnecessary if these registers Unnecessary if the are already set CPU is operating with the high-speed

Unnecessary if this register is already set

with the high-speed system clock

alleady set

Remarks 1. (A) to (I) in Table 5-4 correspond to (A) to (I) in Figure 5-13.

2. EXCLK, OSCSEL, EXCLKS, OSCSELS, AMPH:

	Bits 7 to 4 and 0 of the clock operation mode select register (OSCCTL)
MSTOP:	Bit 7 of the main OSC control register (MOC)
XSEL, MCM0:	Bits 2 and 0 of the main clock mode register (MCM)
CSS:	Bit 4 of the processor clock control register (PCC)
RSTS, RSTOP:	Bits 7 and 0 of the Ring-OSC mode register (RCM)

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (4/4)

(9) CPU clock changing from subsystem clock (D) to high-speed Ring-OSC clock (B)

(Setting sequence of SFR regis	ters)			>
Setting Flag of SFR Reg	ister RSTOP	RSTS	MCM0	CSS
Status Transition				
$(D) \to (B)$	0	Confirm this flag is 1.	0	0

Unnecessary if the CPU is operating Unnecessary if with the high-speed Ring-OSC clock XSEL is 0

(10) • HALT mode (E) set while CPU is operating with high-speed Ring-OSC clock (B)

• HALT mode (F) set while CPU is operating with high-speed system clock (C)

• HALT mode (G) set while CPU is operating with subsystem clock (D)

Status Transition	Setting
$(B) \to (E)$	Executing HALT instruction
$\begin{array}{l} (B) \to (E) \\ (C) \to (F) \end{array}$	
$(D) \to (G)$	

(11) • STOP mode (H) set while CPU is operating with high-speed Ring-OSC clock (B)

• STOP mode (I) set while CPU is operating with high-speed system clock (C)

(Setting sequence)			
Status Transition	Setting		
$(H) \rightarrow (H)$	Stopping peripheral functions that	Executing STOP instruction	
		<u> </u>	

Remarks 1. (A) to (I) in Table 5-4 correspond to (A) to (I) in Figure 5-13.

- **2.** MCM0: Bit 0 of the main clock mode register (MCM)
 - CSS: Bit 4 of the processor clock control register (PCC)

RSTS, RSTOP: Bits 7 and 0 of the Ring-OSC mode register (RCM)

5.6.7 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

CPU Clock		Condition Before Change	Processing After Change		
Before Change	After Change				
High-speed Ring-OSC clock	X1 clock	Stabilization of X1 oscillation • MSTOP = 0, OSCSEL = 1, EXCLK = 0 • After elapse of oscillation stabilization time	High-speed Ring-OSC oscillation can be stopped (RSTOP = 1).		
	External main system clock	Enabling input of external clock from EXCLK pin • MSTOP = 0, OSCSEL = 1, EXCLK = 1			
X1 clock	High-speed Ring-	Oscillation of high-speed Ring-OSC	X1 oscillation can be stopped (MSTOP = 1).		
External main system clock	OSC clock	• RSTOP = 0	External main system clock input can be disabled (MSTOP = 1).		
High-speed Ring-OSC clock	XT1 clock	Stabilization of XT1 oscillation • EXCLKS = 0, OSCSELS = 1 • After elapse of oscillation stabilization time	Operating current can be reduced by stopping high-speed Ring-OSC oscillation (RSTOP = 1).		
X1 clock			X1 oscillation can be stopped (MSTOP = 1).		
External main system clock			External main system clock input can be disabled (MSTOP = 1).		
High-speed Ring-OSC clock	External subsystem clock	Enabling input of external clock from EXCLKS pin • EXCLKS = 1, OSCSELS = 1	Operating current can be reduced by stopping high-speed Ring-OSC oscillation (RSTOP = 1).		
X1 clock			X1 oscillation can be stopped (MSTOP = 1).		
External main system clock			External main system clock input can be disabled (MSTOP = 1).		
XT1 clock, external subsystem clock	High-speed Ring- OSC clock	Oscillation of high-speed Ring-OSC and selection of high-speed Ring-OSC clock as main system clock • RSTOP = 0, MCS = 0	XT1 oscillation can be stopped or external subsystem clock input can be disabled (OSCSELS = 0).		
	X1 clock	Stabilization of X1 oscillation and selection of high-speed system clock as main system clock • MSTOP = 0, OSCSEL = 1, EXCLK = 0 • After elapse of oscillation stabilization time • MCS = 1			
	External main system clock	Enabling input of external clock from EXCLK pin and selection of high-speed system clock as main system clock • MSTOP = 0, OSCSEL = 1, EXCLK = 1 • MCS = 1			

Table 5-5.	Changing	CPU Clock
------------	----------	------------------

CHAPTER 6 16-BIT TIMER/EVENT COUNTERS 00 AND 01

The μ PD78F0531, 78F0532, and 78F0533 incorporate 16-bit timer/event counter 00, and the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D incorporate 16-bit timer/event counters 00 and 01.

6.1 Functions of 16-Bit Timer/Event Counters 00 and 01

16-bit timer/event counters 00 and 01^{Note} have the following functions.

- Interval timer
- PPG output
- Pulse width measurement
- External event counter
- Square-wave output
- One-shot pulse output

(1) Interval timer

16-bit timer/event counters 00 and 01 generate an interrupt request at the preset time interval.

(2) PPG output

16-bit timer/event counters 00 and 01 can output a rectangular wave whose frequency and output pulse width can be set freely.

(3) Pulse width measurement

16-bit timer/event counters 00 and 01 can measure the pulse width of an externally input signal.

(4) External event counter

16-bit timer/event counters 00 and 01 can measure the number of pulses of an externally input signal.

(5) Square-wave output

16-bit timer/event counters 00 and 01 can output a square wave with any selected frequency.

(6) One-shot pulse output

16-bit timer event counters 00 and 01 can output a one-shot pulse whose output pulse width can be set freely.

Note Available only in the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

6.2 Configuration of 16-Bit Timer/Event Counters 00 and 01

16-bit timer/event counters 00 and 01 include the following hardware.

Item	Configuration
Timer counter	16-bit timer counter 0n (TM0n)
Register	16-bit timer capture/compare registers 00n, 01n (CR00n, CR01n)
Timer input	TI00n, TI01n
Timer output	TO0n, output controller
Control registers	16-bit timer mode control register 0n (TMC0n) 16-bit timer capture/compare control register 0n (CRC0n) 16-bit timer output control register 0n (TOC0n) Prescaler mode register 0n (PRM0n) Port mode register 0 (PM0) Port register 0 (P0)

Remark n = 0: *µ*PD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figures 6-1 and 6-2 show the block diagrams.






Figure 6-1. Block Diagram of 16-Bit Timer/Event Counter 00





(1) 16-bit timer counter 0n (TM0n)

TMOn is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the input clock.

Figure 6-3. Format of 16-Bit Timer Counter 0n (TM0n)

Address: FF10H, FF11H (TM00), FFB0H, FFB1H (TM01)								After re	eset:	0000H	F	२		
Symbol				F11H FB1H	`	,					F10H FB0H	`	'	
	()	<i>(</i>						
TM0n (n = 0, 1)														

The count value is reset to 0000H in the following cases.

- <1> At RESET input
- <2> If TMC0n3 and TMC0n2 are cleared
- <3> If the valid edge of the TI00n pin is input in the mode in which clear & start occurs when inputting the valid edge of the TI00n pin
- <4> If TM0n and CR00n match in the mode in which clear & start occurs on a match of TM0n and CR00n
- <5> OSPT0n is set in one-shot pulse output mode

(2) 16-bit timer capture/compare register 00n (CR00n)

CR00n is a 16-bit register that has the functions of both a capture register and a compare register. Whether it is used as a capture register or as a compare register is set by bit 0 (CRC0n0) of capture/compare control register 0n (CRC0n).

CR00n can be set by a 16-bit memory manipulation instruction. $\overrightarrow{\mathsf{RESET}}$ input clears this register to 0000H.

Figure 6-4. Format of 16-Bit Timer Capture/Compare Register 00n (CR00n)

Address:	FF12H, FF13H	I (CR000)	, FFB2H	H, FF	B3H	(CR00)1)	After	reset	: 000	0H	R/W	
Symbol		FF13H (0 FFB3H (0	,							12H (B2H (,	
CR00n (n = 0, 1)													

• When CR00n is used as a compare register

The value set in CR00n is constantly compared with 16-bit timer counter 0n (TM0n) count value, and an interrupt request (INTTM00n) is generated if they match. The set value is held until CR00n is rewritten.

Remark n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

• When CR00n is used as a capture register

It is possible to select the valid edge of the TI00n pin or the TI01n pin as the capture trigger. The TI00n or TI01n pin valid edge is set using prescaler mode register 0n (PRM0n) (see **Table 6-2**).

Table 6-2. CR00n Capture Trigger and Valid Edges of TI00n and TI01n Pins

(1) TI00n pin valid edge selected as capture trigger (CRC0n1 = 1, CRC0n0 = 1)

CR00n Capture Trigger	TI00n Pin Valid Edge						
		ES0n1	ES0n0				
Falling edge	Rising edge	0	1				
Rising edge	Falling edge	0	0				
No capture operation	Both rising and falling edges	1	1				

(2) TI01n pin valid edge selected as capture trigger (CRC0n1 = 0, CRC0n0 = 1)

CR00n Capture Trigger	TI01n Pin Valid Edge						
		ES1n1	ES1n0				
Falling edge	Falling edge	0	0				
Rising edge	Rising edge	0	1				
Both rising and falling edges	Both rising and falling edges	1	1				

Remarks 1. Setting ES0n1, ES0n0 = 1, 0 and ES1n1, ES1n0 = 1, 0 is prohibited.

2.	ES0n1, ES0n0:	Bits 5 and 4 of prescaler mode register 0n (PRM0n)
	ES1n1, ES1n0:	Bits 7 and 6 of prescaler mode register 0n (PRM0n)
	CRC0n1, CRC0n0:	Bits 1 and 0 of capture/compare control register 0n (CRC0n)

- n = 0: μPD78F0531, 78F0532, 78F0533
 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D
- Cautions 1. Set a value other than 0000H in CR00n in the mode in which clear & start occurs on a match of TM0n and CR00n.
 - 2. If CR00n is cleared to 0000H in the free-running mode and in the clear mode using the valid edge of the TI00n pin, an interrupt request (INTTM00n) is generated when the value of CR00n changes from 0000H to 0001H following TM0n overflow (FFFFH). In addition, INTTM00n is generated after a match between TM0n and CR00n, after detecting the valid edge of the TI01n pin, and the timer is cleared by a one-shot trigger.
 - 3. When P01 or P06 is used as the valid edge input of the TI01n pin, it cannot be used as the timer output (TO0n). Moreover, when P01 or P06 is used as TO0n, it cannot be used as the valid edge input of the TI01n pin.
 - 4. When CR00n is used as a capture register, read data is undefined if the register read time and capture trigger input conflict (the capture data itself is the correct value). If count stop input and capture trigger input conflict, the captured data is undefined.
 - 5. Do not rewrite CR00n during TM0n operation.

(3) 16-bit timer capture/compare register 01n (CR01n)

CR01n is a 16-bit register that has the functions of both a capture register and a compare register. Whether it is used as a capture register or a compare register is set by bit 2 (CRC0n2) of capture/compare control register 0n (CRC0n).

CR01n can be set by a 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.

Figure 6-5. Format of 16-Bit Timer Capture/Compare Register 01n (CR01n)

Address:	FF14H, FF15H (CR010), FFB4H, FFB5H (CR011) After reset: 0000H R/W
Symbol	FF15H (CR010) FFB5H (CR011)	FF14H (CR010) FFB4H (CR011)
CR01n (n = 0, 1)		

• When CR01n is used as a compare register

The value set in the CR01n is constantly compared with 16-bit timer counter 0n (TM0n) count value, and an interrupt request (INTTM01n) is generated if they match. The set value is held until CR01n is rewritten.

• When CR01n is used as a capture register

It is possible to select the valid edge of the TI00n pin as the capture trigger. The TI00n pin valid edge is set by prescaler mode register 0n (PRM0n) (see **Table 6-3**).

Table 6-3. CR01n Capture Trigger and Valid Edge of TI00n Pin (CRC0n2 = 1)

CR01n Capture Trigger	TI00n Pin Valid Edge						
		ES0n1	ES0n0				
Falling edge	Falling edge	0	0				
Rising edge	Rising edge	0	1				
Both rising and falling edges	Both rising and falling edges	1	1				

Remarks 1. Setting ES0n1, ES0n0 = 1, 0 is prohibited.

- 2. ES0n1, ES0n0:
 Bits 5 and 4 of prescaler mode register 0n (PRM0n)

 CRC0n2:
 Bit 2 of capture/compare control register 0n (CRC0n)
- n = 0: μPD78F0531, 78F0532, 78F0533
 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D
- Cautions 1. If the CR01n register is cleared to 0000H, an interrupt request (INTTM01n) is generated when the value of CR01n changes from 0000H to 0001H following TM0n overflow (FFFFH). In addition, INTTM01n is generated after a match between TM0n and CR01n, after detecting the valid edge of the Tl00n pin, and the timer is cleared by a one-shot trigger.
 - When CR01n is used as a capture register, read data is undefined if the register read time and capture trigger input conflict (the capture data itself is the correct value).
 If count stop input and capture trigger input conflict, the captured data is undefined.
 - 3. CR01n can be rewritten during TM0n operation. For details, see Caution 2 in Figure 6-20.

6.3 Registers Controlling 16-Bit Timer/Event Counters 00 and 01

The following six registers are used to control 16-bit timer/event counters 00 and 01.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)
- Port mode register 0 (PM0)
- Port register 0 (P0)

(1) 16-bit timer mode control register 0n (TMC0n)

This register sets the 16-bit timer operating mode, the 16-bit timer counter 0n (TM0n) clear mode, and output timing, and detects an overflow.

TMC0n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC0n to 00H.

- Caution 16-bit timer counter 0n (TM0n) starts operation at the moment TMC0n2 and TMC0n3 are set to values other than 0, 0 (operation stop mode), respectively. Set TMC0n2 and TMC0n3 to 0, 0 to stop the operation.
- **Remark** n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-6. Format of 16-Bit Timer Mode Control Register 00 (TMC00)

Address	FFBA	H Aft	er rese	t: 00H	R/W			
Symbol	7	6	5	4	3	2	1	<0>
TMC00	0	0	0	0	TMC003	TMC002	TMC001	OVF00

TMC003	TMC002	TMC001	Operating mode and clear mode selection	TO00 inversion timing selection	Interrupt request generation
0	0	0	Operation stop	No change	Not generated
0	0	1	(TM00 cleared to 0)		
0	1	0	Free-running mode	Match between TM00 and CR000 or match between TM00 and CR010	<when as="" compare<br="" used="">register> Generated on match between</when>
0	1	1		Match between TM00 and CR000, match between TM00 and CR010 or TI000 pin valid edge	TM00 and CR000, or match between TM00 and CR010 <when as="" capture<br="" used="">register></when>
1	0	0	Clear & start occurs on TI000	-	Generated by inputting CR000 capture trigger
1	0	1	pin valid edge		oupture ingger
1	1	0	Clear & start occurs on match between TM00 and CR000	Match between TM00 and CR000 or match between TM00 and CR010	
1	1	1		Match between TM00 and CR000, match between TM00 and CR010 or Tl000 pin valid edge	

OVF00	16-bit timer counter 00 (TM00) overflow detection
0	Overflow not detected
1	Overflow detected

Cautions 1. Timer operation must be stopped before writing to bits other than the OVF00 flag.

- 2. Set the valid edge of the TI000 pin using prescaler mode register 00 (PRM00).
- 3. If any of the following modes: the mode in which clear & start occurs on match between TM00 and CR000, the mode in which clear & start occurs at the Tl000 pin valid edge, or freerunning mode is selected, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.
- Remark TO00: 16-bit timer/event counter 00 output pin
 - TI000: 16-bit timer/event counter 00 input pin
 - TM00: 16-bit timer counter 00
 - CR000: 16-bit timer capture/compare register 000
 - CR010: 16-bit timer capture/compare register 010

Figure 6-7. Format of 16-Bit Timer Mode Control Register 01 (TMC01)

Address	FFB6H	H Aft	er rese	t: 00H	R/W			
Symbol	7	6	5	4	3	2	1	<0>
TMC01	0	0	0	0	TMC013	TMC012	TMC011	OVF01

TMC013	TMC012	TMC011	Operating mode and clear mode selection	TO01 inversion timing selection	Interrupt request generation
0	0	0	Operation stop	No change	Not generated
0	0	1	(TM01 cleared to 0)		
0	1	0	Free-running mode	Match between TM01 and CR001 or match between TM01 and CR011	<when as="" compare<br="" used="">register> Generated on match between</when>
0	1	1		Match between TM01 and CR001, match between TM01 and CR011 or TI001 pin valid edge	TM01 and CR001, or match between TM01 and CR011 <when as="" capture<br="" used="">register></when>
1	0	0	Clear & start occurs on TI001	-	Generated by inputting CR001 capture trigger
1	0	1	pin valid edge		oupture ingger
1	1	0	Clear & start occurs on match between TM01 and CR001	Match between TM01 and CR001 or match between TM01 and CR011	
1	1	1		Match between TM01 and CR001, match between TM01 and CR011 or Tl001 pin valid edge	

OVF01	16-bit timer counter 01 (TM01) overflow detection
0	Overflow not detected
1	Overflow detected

Cautions 1. Timer operation must be stopped before writing to bits other than the OVF01 flag.

- 2. Set the valid edge of the TI001 pin using prescaler mode register 01 (PRM01).
- 3. If any of the following modes: the mode in which clear & start occurs on match between TM01 and CR001, the mode in which clear & start occurs at the Tl001 pin valid edge, or freerunning mode is selected, when the set value of CR001 is FFFFH and the TM01 value changes from FFFFH to 0000H, the OVF01 flag is set to 1.
- Remark TO01: 16-bit timer/event counter 01 output pin
 - TI001: 16-bit timer/event counter 01 input pin
 - TM01: 16-bit timer counter 01
 - CR001: 16-bit timer capture/compare register 001
 - CR011: 16-bit timer capture/compare register 011

(2) Capture/compare control register 0n (CRC0n)

This register controls the operation of the 16-bit timer capture/compare registers (CR00n, CR01n). CRC0n can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears CRC0n to 00H.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-8. Format of Capture/Compare Control Register 00 (CRC00)

Address: FF	BCH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
CRC00	0	0	0	0	0	CRC002	CRC001	CRC000

CRC002	CR010 operating mode selection
0	Operates as compare register
1	Operates as capture register

CRC001	CR000 capture trigger selection
0	Captures on valid edge of TI010 pin
1	Captures on valid edge of TI000 pin by reverse phase ^{Note}

CRC000	CR000 operating mode selection			
0	Operates as compare register			
1	Operates as capture register			

Note The capture operation is not performed if both the rising and falling edges are specified as the valid edge of the TI000 pin.

Cautions 1. Timer operation must be stopped before setting CRC00.

- 2. When the mode in which clear & start occurs on a match between TM00 and CR000 is selected with 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.
- 3. To ensure that the capture operation is performed properly, the capture trigger requires a pulse two cycles longer than the count clock selected by prescaler mode register 00 (PRM00).

Figure 6-9. Format of Capture/Compare Control Register 01 (CRC01)

Address: FI	B8H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
CRC01	0	0	0	0	0	CRC012	CRC011	CRC010

CRC012	CR011 operating mode selection
0	Operates as compare register
1	Operates as capture register

CRC011	CR001 capture trigger selection
0	Captures on valid edge of TI011 pin
1	Captures on valid edge of TI001 pin by reverse phase ^{Note}

[CRC010	CR001 operating mode selection				
	0	Operates as compare register				
	1	Operates as capture register				

Note The capture operation is not performed if both the rising and falling edges are specified as the valid edge of the TI001 pin.

Cautions 1. Timer operation must be stopped before setting CRC01.

- 2. When the mode in which clear & start occurs on a match between TM01 and CR001 is selected with 16-bit timer mode control register 01 (TMC01), CR001 should not be specified as a capture register.
- 3. To ensure that the capture operation is performed properly, the capture trigger requires a pulse two cycles longer than the count clock selected by prescaler mode register 01 (PRM01).

(3) 16-bit timer output control register 0n (TOC0n)

This register controls the operation of the 16-bit timer/event counter 0n output controller. It sets/resets the timer output F/F (LV0n), enables/disables output inversion and 16-bit timer/event counter 0n timer output, enables/disables the one-shot pulse output operation, and sets the one-shot pulse output trigger via software. TOC0n can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears TOC0n to 00H.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-10. Format of 16-Bit Timer Output Control Register 00 (TOC00)

Address: FFBDH After reset: 00H			R/W					
Symbol	7	<6>	<5>	4	<3>	<2>	1	<0>
TOC00	0	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00
-								
	OSPT00			e-shot pulse ou	utput trigger co	ontrol via soft	ware	

OSPT00	One-shot pulse output trigger control via software				
0	No one-shot pulse output trigger				
1	One-shot pulse output trigger				

OSPE00	One-shot pulse output operation control				
0	Successive pulse output mode				
1	1 One-shot pulse output mode ^{Note}				

TOC004	Timer output F/F control using match of CR010 and TM00			
0	Disables inversion operation			
1 Enables inversion operation				

LVS00	LVR00	Timer output F/F status setting			
0	0	change			
0	1	imer output F/F reset (0)			
1	0	Timer output F/F set (1)			
1	1	Setting prohibited			

TOC001	Timer output F/F control using match of CR000 and TM00					
0	Disables inversion operation					
1	Enables inversion operation					

TOE00	Timer output control				
0	Disables output (output fixed to level 0)				
1	Enables output				

Note The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the TI000 pin valid edge. In the mode in which clear & start occurs on a match between the TM00 register and CR000 register, one-shot pulse output is not possible because an overflow does not occur.

Cautions 1. Timer operation must be stopped before setting other than TOC004.

2. If LVS00 and LVR00 are read, 0 is read.

<2> Set LVS00, LVR00:

- 3. OSPT00 is automatically cleared after data is set, so 0 is read.
- 4. Do not set OSPT00 to 1 other than in one-shot pulse output mode.
- 5. A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required to write to OSPT00 successively.
- 6. Do not set LVS00 to 1 before TOE00, and do not set LVS00 and TOE00 to 1 simultaneously.
- 7. Perform <1> and <2> below in the following order, not at the same time.
 - <1> Set TOC001, TOC004, TOE00, OSPE00: Timer output operation setting
 - Timer output F/F setting

Figure 6-11. Format of 16-Bit Timer Output Control Register 01 (TOC01)

Address: FFB9H After reset: 00H		R/W						
Symbol	7	<6>	<5>	4	<3>	<2>	1	<0>
TOC01	0	OSPT01	OSPE01	TOC014	LVS01	LVR01	TOC011	TOE01

OSPT01	OSPT01 One-shot pulse output trigger control via software				
0	No one-shot pulse output trigger				
1	One-shot pulse output trigger				

OSPE01 One-shot pulse output operation control					
0	Successive pulse output mode				
1	One-shot pulse output mode ^{Note}				

TOC014 Timer output F/F control using match of CR011 and TM01						
0	Disables inversion operation					
1	Enables inversion operation					

LVS01	LVR01	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

TOC011	Timer output F/F control using match of CR001 and TM01				
0	Disables inversion operation				
1	Enables inversion operation				

TOE01	Timer output control
0	Disables output (output fixed to level 0)
1	Enables output

Note The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the TI001 pin valid edge. In the mode in which clear & start occurs on a match between the TM01 register and CR001 register, one-shot pulse output is not possible because an overflow does not occur.

Cautions 1. Timer operation must be stopped before setting other than TOC014.

- 2. If LVS01 and LVR01 are read, 0 is read.
- 3. OSPT01 is automatically cleared after data is set, so 0 is read.
- 4. Do not set OSPT01 to 1 other than in one-shot pulse output mode.
- 5. A write interval of two cycles or more of the count clock selected by prescaler mode register 01 (PRM01) is required to write to OSPT01 successively.
- 6. Do not set LVS01 to 1 before TOE01, and do not set LVS01 and TOE01 to 1 simultaneously.
- 7. Perform <1> and <2> below in the following order, not at the same time.
 <1> Set TOC011, TOC014, TOE01, OSPE01: Timer output operation setting
 <2> Set LVS01, LVR01: Timer output F/F setting

(4) Prescaler mode register 0n (PRM0n)

This register is used to set the 16-bit timer counter 0n (TM0n) count clock and TI00n and TI01n pin input valid edges.

 $\frac{\mathsf{PRM0n}}{\mathsf{RESET}}$ input clears $\mathsf{PRM0n}$ to 00H.

Remark n = 0: *µ*PD78F0531, 78F0532, 78F0533

 $n = 0, 1: \mu$ PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-12. Format of Prescaler Mode Register 00 (PRM00)

Address: FFBBH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
PRM00	ES101	ES100	ES001	ES000	0	0	PRM001	PRM000

ES101	ES100	TI010 pin valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

ES001	ES000	TI000 pin valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

PRM001	PRM000	Count clock selection				
			fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz
0	0	fprs	2 MHz	5 MHz	10 MHz	20 MHz
0	1	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz
1	0	fprs/2 ⁸	7.81 kHz	19.53 kHz	39.06 kHz	78.12 kHz
1	1	TI000 valid edge ^{Note}				

Note The external clock requires a pulse two cycles longer than internal clock (fprs).

- Cautions 1. Always set data to PRM00 after stopping the timer operation.
 - 2. If the valid edge of the TI000 pin is to be set for the count clock, do not set the clear & start mode using the valid edge of the TI000 pin and the capture trigger.
 - 3. If the TI000 or TI010 pin is high level immediately after system reset, the rising edge is immediately detected after the rising edge or both the rising and falling edges are set as the valid edge(s) of the TI000 pin or TI010 pin to enable the operation of 16-bit timer counter 00 (TM00). Care is therefore required when pulling up the TI000 or TI010 pin. However, when re-enabling operation after the operation has been stopped once, the rising edge is not detected.
 - 4. When TI010 pin valid edge is used, P01 cannot be used as the timer output (TO00), and when the TO00 pin is used, the TI010 pin valid edge cannot be used.

Remark fprs: Peripheral hardware clock oscillation frequency

Figure 6-13. Format of Prescaler Mode Register 01 (PRM01)

Address: FF	B7H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PRM01	ES111	ES110	ES011	ES010	0	0	PRM011	PRM010

ES111	ES110	TI011 pin valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

ES011	ES010	TI001 pin valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

PRM011	PRM010		Count clock selection				
			fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz	
0	0	fprs	2 MHz	5 MHz	10 MHz	20 MHz	
0	1	fprs/2 ⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz	
1	0	fprs/26	31.25 kHz	78.125 kHz	156.25 kHz	312.5 kHz	
1	1	TI001 valid edg	je ^{Note}				

Note The external clock requires a pulse two cycles longer than internal clock (fprs).

Cautions 1. Always set data to PRM01 after stopping the timer operation.

- 2. If the valid edge of the TI001 pin is to be set for the count clock, do not set the clear & start mode using the valid edge of the TI001 pin and the capture trigger.
- 3. If the TI001 or TI011 pin is high level immediately after system reset, the rising edge is immediately detected after the rising edge or both the rising and falling edges are set as the valid edge(s) of the TI001 pin or TI011 pin to enable the operation of 16-bit timer counter 01 (TM01). Care is therefore required when pulling up the TI001 or TI011 pin. However, when re-enabling operation after the operation has been stopped once, the rising edge is not detected.
- 4. When TI011 pin valid edge is used, P06 cannot be used as the timer output (TO01), and when the TO01 pin is used, the TI011 pin valid edge cannot be used.

Remark fprs: Peripheral hardware clock oscillation frequency

(5) Port mode register 0 (PM0)

This register sets port 0 input/output in 1-bit units.

When using the P01/TO00/TI010 and P06/TO01^{Note}/TI011^{Note} pins for timer output, set PM01 and PM06 and the output latches of P01 and P06 to 0.

When using the P00/TI000, P01/TO00/TI010, P05/TI001^{Note}/SSI11^{Note}, and P06/TO01^{Note}/TI011^{Note} pins for timer input, set PM00, PM01, PM05, and PM06 to 1. At this time, the output latches of P00, P01, P05, and P06 may be 0 or 1.

PM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM0 to FFH.

Figure 6-14. Format of Port Mode Register 0 (PM0)

Address: FF20H After reset: FFH R/W

7 0 Symbol 6 5 4 3 2 1 PM0 PM05 PM04 PM03 PM01 PM00 1 PM06 PM02

PM0n	P0n pin I/O mode selection (n = 0 to 6)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Note Available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

6.4 Operation of 16-Bit Timer/Event Counters 00 and 01

6.4.1 Interval timer operation

Setting 16-bit timer mode control register 0n (TMC0n) and capture/compare control register 0n (CRC0n) as shown in Figure 6-15 allows operation as an interval timer.

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figure 6-15 for the set value).
- <2> Set any value to the CR00n register.
- <3> Set the count clock by using the PRM0n register.
- <4> Set the TMC0n register to start the operation (see Figure 6-15 for the set value).

Caution CR00n cannot be rewritten during TM0n operation.

Remark For how to enable the INTTM00n interrupt, see CHAPTER 18 INTERRUPT FUNCTIONS.

Interrupt requests are generated repeatedly using the count value preset in 16-bit timer capture/compare register 00n (CR00n) as the interval.


When the count value of 16-bit timer counter 0n (TM0n) matches the value set in CR00n, counting continues with the TM0n value cleared to 0 and the interrupt request signal (INTTM00n) is generated.

The count clock of 16-bit timer/event counter 0n can be selected with bits 0 and 1 (PRM0n0, PRM0n1) of prescaler mode register 0n (PRM0n).

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-15. Control Register Settings for Interval Timer Operation


(a) 16-bit timer mode control register 0n (TMC0n)



— Setting invalid (setting "10" is prohibited.)


- **Remarks 1.** 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See the description of the respective control registers for details.
 - **2.** n = 0: μPD78F0531, 78F0532, 78F0533
 - n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-16. Interval Timer Configuration Diagram



- **Notes 1.** Frequencies and pin names without parentheses are for 16-bit timer/event counter 00, and those in parentheses are for 16-bit timer/event counter 01.
 - 2. OVF0n is set to 1 only when 16-bit timer capture/compare register 00n is set to FFFFH.





Remark Interval time = $(N + 1) \times t$

N = 0001H to FFFFH (settable range)

n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

6.4.2 PPG output operations

Setting 16-bit timer mode control register 0n (TMC0n) and capture/compare control register 0n (CRC0n) as shown in Figure 6-18 allows operation as PPG (Programmable Pulse Generator) output.

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figure 6-18 for the set value).
- <2> Set any value to the CR00n register as the cycle.
- <3> Set any value to the CR01n register as the duty factor.
- <4> Set the TOC0n register (see Figure 6-18 for the set value).
- <5> Set the count clock by using the PRM0n register.
- <6> Set the TMCOn register to start the operation (see Figure 6-18 for the set value).
- Caution To change the value of the duty factor (the value of the CR01n register) during operation, see Caution 2 in Figure 6-20 PPG Output Operation Timing.

Remarks 1. For the setting of the TOOn pin, see 6.3 (5) Port mode register 0 (PM0).


2. For how to enable the INTTM00n interrupt, see CHAPTER 18 INTERRUPT FUNCTIONS.


In the PPG output operation, rectangular waves are output from the TO0n pin with the pulse width and the cycle that correspond to the count values preset in 16-bit timer capture/compare register 01n (CR01n) and in 16-bit timer capture/compare register 00n (CR00n), respectively.

Remark n = 0: μ PD78F0531, 78F0532, 78F0533 n = 0, 1: μ PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-18. Control Register Settings for PPG Output Operation

(a) 16-bit timer mode control register 0n (TMC0n)





- Cautions 1. Values in the following range should be set in CR00n and CR01n: 0000H \leq CR01n < CR00n \leq FFFFH
 - The cycle of the pulse generated through PPG output (CR00n setting value + 1) has a duty of (CR01n setting value + 1)/(CR00n setting value + 1).

Remark ×: Don't care

- n = 0: μPD78F0531, 78F0532, 78F0533
- n = 0, 1: μ PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D




Figure 6-19. Configuration Diagram of PPG Output

Note Frequencies and pin names without parentheses are for 16-bit timer/event counter 00, and those in parentheses are for 16-bit timer/event counter 01.




Figure 6-20. PPG Output Operation Timing

- Cautions 1. CR00n cannot be rewritten during TM0n operation.
 - 2. In the PPG output operation, change the pulse width (rewrite CR01n) during TM0n operation using the following procedure.
 - <1> Disable the timer output inversion operation by match of TM0n and CR01n (TOC0n4 = 0)
 - <2> Disable the INTTM01n interrupt (TMMK01n = 1)
 - <3> Rewrite CR01n
 - <4> Wait for 1 cycle of the TM0n count clock
 - <5> Enable the timer output inversion operation by match of TM0n and CR01n (TOC0n4 = 1)
 - <6> Clear the interrupt request flag of INTTM01n (TMIF01n = 0)
 - <7> Enable the INTTM01n interrupt (TMMK01n = 0)

Remarks 1. $0000H \le M < N \le FFFFH$

- **2.** n = 0: μPD78F0531, 78F0532, 78F0533
 - n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

6.4.3 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI00n pin and TI01n pin using 16-bit timer counter 0n (TM0n).

There are two measurement methods: measuring with TM0n used in free-running mode, and measuring by restarting the timer in synchronization with the edge of the signal input to the TI00n pin.

When an interrupt occurs, read the valid value of the capture register, check the overflow flag, and then calculate the necessary pulse width. Clear the overflow flag after checking it.

The capture operation is not performed until the signal pulse width is sampled in the count clock cycle selected by prescaler mode register 0n (PRM0n) and the valid level of the TI00n or TI01n pin is detected twice, thus eliminating noise with a short pulse width.




Figure 6-21. CR01n Capture Operation with Rising Edge Specified

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figures 6-22, 6-25, 6-27, and 6-29 for the set value).
- <2> Set the count clock by using the PRM0n register.
- <3> Set the TMCOn register to start the operation (see Figures 6-22, 6-25, 6-27, and 6-29 for the set value).

Caution To use two capture registers, set the TI00n and TI01n pins.

Remarks 1. For the setting of the TI00n (or TI01n) pin, see 6.3 (5) Port mode register 0 (PM0).

- 2. For how to enable the INTTM00n (or INTTM01n) interrupt, see CHAPTER 18 INTERRUPT FUNCTIONS.
- **3.** n = 0: μPD78F0531, 78F0532, 78F0533
 - n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D


(1) Pulse width measurement with free-running counter and one capture register

When 16-bit timer counter 0n (TM0n) is operated in free-running mode, and the edge specified by prescaler mode register 0n (PRM0n) is input to the TI00n pin, the value of TM0n is taken into 16-bit timer capture/compare register 01n (CR01n) and an external interrupt request signal (INTTM01n) is set.

Specify both the rising and falling edges of the TI00n pin by using bits 4 and 5 (ES0n0 and ES0n1) of PRM0n.

Sampling is performed using the count clock selected by PRM0n, and a capture operation is only performed when a valid level of the TI00n pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-22. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register (When TI00n and CR01n Are Used)



Setting invalid (setting "10" is prohibited.)

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D






Figure 6-23. Configuration Diagram for Pulse Width Measurement with Free-Running Counter

Note Frequencies without parentheses are for 16-bit timer/event counter 00, and those in parentheses are for 16-bit timer/event counter 01.





Note Clear OVF0n by software.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

(2) Measurement of two pulse widths with free-running counter

When 16-bit timer counter 0n (TM0n) is operated in free-running mode, it is possible to simultaneously measure the pulse widths of the two signals input to the TI00n pin and the TI01n pin.


When the edge specified by bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n) is input to the TI00n pin, the value of TM0n is taken into 16-bit timer capture/compare register 01n (CR01n) and an interrupt request signal (INTTM01n) is set.

Also, when the edge specified by bits 6 and 7 (ES1n0 and ES1n1) of PRM0n is input to the TI01n pin, the value of TM0n is taken into 16-bit timer capture/compare register 00n (CR00n) and an interrupt request signal (INTTM00n) is set.

Specify both the rising and falling edges as the edges of the TI00n and TI01n pins, by using bits 4 and 5 (ES0n0 and ES0n1) and bits 6 and 7 (ES1n0 and ES1n1) of PRM0n.

Sampling is performed using the count clock cycle selected by prescaler mode register 0n (PRM0n), and a capture operation is only performed when a valid level of the TI00n or TI01n pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-25. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter



(a) 16-bit timer mode control register 0n (TMC0n)

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D




Figure 6-26. Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified)

Note Clear OVF0n by software.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

(3) Pulse width measurement with free-running counter and two capture registers


When 16-bit timer counter 0n (TM0n) is operated in free-running mode, it is possible to measure the pulse width of the signal input to the TI00n pin.

When the rising or falling edge specified by bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n) is input to the TI00n pin, the value of TM0n is taken into 16-bit timer capture/compare register 01n (CR01n) and an interrupt request signal (INTTM01n) is set.

Also, when the inverse edge to that of the capture operation is input into CR01n, the value of TM0n is taken into 16-bit timer capture/compare register 00n (CR00n).

Sampling is performed using the count clock cycle selected by prescaler mode register 0n (PRM0n), and a capture operation is only performed when a valid level of the TI00n pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-27. Control Register Settings for Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D




Figure 6-28. Timing of Pulse Width Measurement Operation with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)

Note Clear OVF0n by software.

(4) Pulse width measurement by means of restart


When input of a valid edge to the TI00n pin is detected, the count value of 16-bit timer counter 0n (TM0n) is taken into 16-bit timer capture/compare register 01n (CR01n), and then the pulse width of the signal input to the TI00n pin is measured by clearing TM0n and restarting the count operation.

Either of two edges—rising or falling—can be selected using bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n).


Sampling is performed using the count clock cycle selected by prescaler mode register 0n (PRM0n) and a capture operation is only performed when a valid level of the TI00n pin is detected twice, thus eliminating noise with a short pulse width.


Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D


Figure 6-29. Control Register Settings for Pulse Width Measurement by Means of Restart (with Rising Edge Specified)



(c) Prescaler mode register 0n (PRM0n)







Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

6.4.4 External event counter operation

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figure 6-31 for the set value).
- <2> Set the count clock by using the PRM0n register.
- <3> Set any value to the CR00n register (0000H cannot be set).
- <4> Set the TMCOn register to start the operation (see Figure 6-31 for the set value).

Remarks 1. For the setting of the TI00n pin, see 6.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n interrupt, see CHAPTER 18 INTERRUPT FUNCTIONS.

The external event counter counts the number of external clock pulses input to the TI00n pin using 16-bit timer counter 0n (TM0n).

TMOn is incremented each time the valid edge specified by prescaler mode register 0n (PRM0n) is input.

When the TM0n count value matches the 16-bit timer capture/compare register 00n (CR00n) value, TM0n is cleared to 0 and the interrupt request signal (INTTM00n) is generated.

Input a value other than 0000H to CR00n (a count operation with 1-bit pulse cannot be carried out).

Any of three edges—rising, falling, or both edges—can be selected using bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n).


Sampling is performed using the internal clock (fPRS) and an operation is only performed when a valid level of the TI00n pin is detected twice, thus eliminating noise with a short pulse width.

Remark n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D



(a) 16-bit timer mode control register 0n (TMC0n)




Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the external event counter. See the description of the respective control registers for details.

n = 0: μPD78F0531, 78F0532, 78F0533


n = 0, 1: μ PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D





Note OVF0n is set to 1 only when CR00n is set to FFFFH.

Figure 6-33. External Event Counter Operation Timing (with Rising Edge Specified)



Caution When reading the external event counter count value, TM0n should be read.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

6.4.5 Square-wave output operation

Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM0n register.
- <2> Set the CRC0n register (see Figure 6-34 for the set value).
- <3> Set the TOC0n register (see Figure 6-34 for the set value).
- <4> Set any value to the CR00n register (0000H cannot be set).
- <5> Set the TMC0n register to start the operation (see Figure 6-34 for the set value).

Caution CR00n cannot be rewritten during TM0n operation.

Remarks 1. For the setting of the TOOn pin, see 6.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n interrupt, see CHAPTER 18 INTERRUPT FUNCTIONS.

A square wave with any selected frequency can be output at intervals determined by the count value preset to 16bit timer capture/compare register 00n (CR00n).

The TOOn pin output status is reversed at intervals determined by the count value preset to CR00n + 1 by setting bit 0 (TOE0n) and bit 1 (TOC0n1) of 16-bit timer output control register 0n (TOC0n) to 1. This enables a square wave with any selected frequency to be output.

Figure 6-34. Control Register Settings in Square-Wave Output Mode (1/2)

(a) 16-bit timer mode control register 0n (TMC0n)



(b) Capture/compare control register 0n (CRC0n)






Figure 6-34. Control Register Settings in Square-Wave Output Mode (2/2)


(c) 16-bit timer output control register 0n (TOC0n)



- **Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with square-wave output. See the description of the respective control registers for details.
 - n = 0: μPD78F0531, 78F0532, 78F0533
 - n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 6-35. Square-Wave Output Operation Timing





n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

6.4.6 One-shot pulse output operation

16-bit timer/event counter 0n can output a one-shot pulse in synchronization with a software trigger or an external trigger (TI00n pin input).

Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM0n register.
- <2> Set the CRC0n register (see Figures 6-36 and 6-38 for the set value).
- <3> Set the TOC0n register (see Figures 6-36 and 6-38 for the set value).
- <4> Set any value to the CR00n and CR01n registers (0000H cannot be set).
- <5> Set the TMC0n register to start the operation (see Figures 6-36 and 6-38 for the set value).

Remarks 1. For the setting of the TOOn pin, see 6.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n (if necessary, INTTM01n) interrupt, see CHAPTER 18 INTERRUPT FUNCTIONS.

(1) One-shot pulse output with software trigger

A one-shot pulse can be output from the TO0n pin by setting 16-bit timer mode control register 0n (TMC0n), capture/compare control register 0n (CRC0n), and 16-bit timer output control register 0n (TOC0n) as shown in Figure 6-36, and by setting bit 6 (OSPT0n) of the TOC0n register to 1 by software.

By setting the OSPT0n bit to 1, 16-bit timer/event counter 0n is cleared and started, and its output becomes active at the count value (N) set in advance to 16-bit timer capture/compare register 01n (CR01n). After that, the output becomes inactive at the count value (M) set in advance to 16-bit timer capture/compare register 00n (CR00n)^{Note}.

Even after the one-shot pulse has been output, the TM0n register continues its operation. To stop the TM0n register, the TMC0n3 and TMC0n2 bits of the TMC0n register must be set to 00.

- **Note** The case where N < M is described here. When N > M, the output becomes active with the CR00n register and inactive with the CR01n register. Do not set N to M.
- * Cautions 1. Do not set the OSPT0n bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
 - 2. When using the one-shot pulse output of 16-bit timer/event counter 0n with a software trigger, do not change the level of the TI00n pin or its alternate-function port pin. Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the TI00n pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D




Figure 6-36. Control Register Settings for One-Shot Pulse Output with Software Trigger

Caution Do not set 0000H to the CR00n and CR01n registers.

Remark n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D




Figure 6-37. Timing of One-Shot Pulse Output Operation with Software Trigger

Caution 16-bit timer counter 0n starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC0n3 and TMC0n2 bits.

Remark N < M

(2) One-shot pulse output with external trigger


A one-shot pulse can be output from the TO0n pin by setting 16-bit timer mode control register 0n (TMC0n), capture/compare control register 0n (CRC0n), and 16-bit timer output control register 0n (TOC0n) as shown in Figure 6-38, and by using the valid edge of the TI00n pin as an external trigger.

The valid edge of the TI00n pin is specified by bits 4 and 5 (ES0n0, ES0n1) of prescaler mode register 0n (PRM0n). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TI00n pin is detected, the 16-bit timer/event counter is cleared and started, and the output becomes active at the count value set in advance to 16-bit timer capture/compare register 01n (CR01n). After that, the output becomes inactive at the count value set in advance to 16-bit timer capture/compare register 00n (CR00n)^{Note}.

- **Note** The case where N < M is described here. When N > M, the output becomes active with the CR00n register and inactive with the CR01n register. Do not set N to M.
- Caution Do not input the external trigger again while the one-shot pulse is being output.
 To output the one-shot pulse again, wait until the current one-shot pulse output is completed.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D



Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D




Figure 6-39. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)

- Caution 16-bit timer counter 0n starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC0n2 and TMC0n3 bits.
- Remark N < M

n = 0: μPD78F0531, 78F0532, 78F0533


n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

6.5 Cautions for 16-Bit Timer/Event Counters 00 and 01

(1) Timer start errors

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 0n (TM0n) is started asynchronously to the count clock.

Figure 6-40. Start Timing of 16-Bit Timer Counter 0n (TM0n)



(2) 16-bit timer capture/compare register 00n setting

In the mode in which clear & start occurs on a match between TM0n and CR00n, set 16-bit timer capture/compare register 00n (CR00n) to other than 0000H. This means a 1-pulse count operation cannot be performed when 16-bit timer/event counter 0n is used as an external event counter.

(3) Capture register data retention timing

The values of 16-bit timer capture/compare registers 00n and 01n (CR00n and CR01n) are not guaranteed after 16-bit timer/event counter 0n has been stopped.

(4) Valid edge setting

Set the valid edge of the TI00n pin after setting bits 2 and 3 (TMC0n2 and TMC0n3) of 16-bit timer mode control register 0n (TMC0n) to 0, 0, respectively, and then stopping timer operation. The valid edge is set using bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n).

(5) Re-triggering one-shot pulse

(a) One-shot pulse output by software

Do not set the OSPT0n bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.

(b) One-shot pulse output with external trigger

Do not input the external trigger again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.

(c) One-shot pulse output function

When using the one-shot pulse output of 16-bit timer/event counter 0n with a software trigger, do not change the level of the TI00n pin or its alternate function port pin.

Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the TI00n pin or its alternate function port pin, resulting in the output of a pulse at an undesired timing.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

(6) Operation of OVF0n flag

<1> The OVF0n flag is also set to 1 in the following case.

When of the following modes: the mode in which clear & start occurs on a match between TM0n and CR00n, the mode in which clear & start occurs on a TI00n pin valid edge, or the free-running mode, is selected

↓ CR00n is set to FFFFH

TMOn is counted up from FFFFH to 0000H.

Figure 6-41. Operation Timing of OVF0n Flag

Count clock	
CR00n	FFFFH
TM0n	ггген X ггггн X 0000н X 0001н X
OVF0n	
INTTM00n	

<2> Even if the OVF0n flag is cleared before the next count clock is counted (before TM0n becomes 0001H) after the occurrence of TM0n overflow, the OVF0n flag is re-set newly and clear is disabled.

(7) Conflicting operations

Conflict between the read period of the 16-bit timer capture/compare register (CR00n/CR01n) and capture trigger input (CR00n/CR01n used as capture register)

Capture trigger input has priority. The data read from CR00n/CR01n is undefined.




Figure 6-42. Capture Register Data Retention Timing

(8) Timer operation

- <1> Even if 16-bit timer counter 0n (TM0n) is read, the value is not captured by 16-bit timer capture/compare register 01n (CR01n).
- <2> Regardless of the CPU's operation mode, when the timer stops, the input signals to the TI00n/TI01n pins are not acknowledged.
- <3> The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the TI00n valid edge. In the mode in which clear & start occurs on a match between the TM0n register and CR00n register, one-shot pulse output is not possible because an overflow does not occur.

(9) Capture operation

- <1> If the TI00n pin valid edge is specified as the count clock, a capture operation by the capture register specified as the trigger for the TI00n pin is not possible.
- <2> To ensure the reliability of the capture operation, the capture trigger requires a pulse two cycles longer than the count clock selected by prescaler mode register 0n (PRM0n).
- <3> The capture operation is performed at the falling edge of the count clock. An interrupt request input (INTTM00n/INTTM01n), however, is generated at the rise of the next count clock.

(10) Compare operation

A capture operation may not be performed for CR00n/CR01n set in compare mode even if a capture trigger has been input.

(11) Edge detection

- <1> If the TI00n or TI01n pin is high level immediately after system reset and the rising edge or both the rising and falling edges are specified as the valid edge of the TI00n or TI01n pin to enable the 16-bit timer counter 0n (TM0n) operation, a rising edge is detected immediately after the operation is enabled. Be careful therefore when pulling up the TI00n or TI01n pin. However, the rising edge is not detected at restart after the operation has been stopped once.
- <2> The sampling clock used to remove noise differs when the TI00n pin valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is fPRS, and in the latter case the count clock is selected by prescaler mode register 0n (PRM0n). The capture operation is started only after a valid edge is detected twice by sampling, thus eliminating noise with a short pulse width.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

CHAPTER 7 8-BIT TIMER/EVENT COUNTERS 50 AND 51

7.1 Functions of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 have the following functions.

- Interval timer
- External event counter
- Square-wave output
- PWM output

Figures 7-1 and 7-2 show the block diagrams of 8-bit timer/event counters 50 and 51.






Figure 7-1. Block Diagram of 8-Bit Timer/Event Counter 50

- Notes 1. Timer output F/F
 - 2. PWM output F/F





Notes 1. Timer output F/F

2. PWM output F/F

7.2 Configuration of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 include the following hardware.

Table 7-1. Configuration of 8-Bit Timer/Event Counters 50 and 51

Item	Configuration
Timer register	8-bit timer counter 5n (TM5n)
Register	8-bit timer compare register 5n (CR5n)
Timer input	TI5n
Timer output	TO5n
Control registers	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) Port mode register 1 (PM1) or port mode register 3 (PM3) Port register 1 (P1) or port register 3 (P3)

(1) 8-bit timer counter 5n (TM5n)

TM5n is an 8-bit register that counts the count pulses and is read-only. The counter is incremented in synchronization with the rising edge of the count clock.

Figure 7-3. Format of 8-Bit Timer Counter 5n (TM5n)

Address: FF16H (TM50), FF1FH (TM51)

0), FF1FH (TM51) After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
TM5n								
(n = 0, 1)								

In the following situations, the count value is cleared to 00H.

<1> RESET input

<2> When TCE5n is cleared

<3> When TM5n and CR5n match in the mode in which clear & start occurs upon a match of the TM5n and CR5n.

(2) 8-bit timer compare register 5n (CR5n)

CR5n can be read and written by an 8-bit memory manipulation instruction.

Except in PWM mode, the value set in CR5n is constantly compared with the 8-bit timer counter 5n (TM5n) count value, and an interrupt request (INTTM5n) is generated if they match.

In PWM mode, when the TO5n pin becomes active due to a TM5n overflow and the values of TM5n and CR5n match, the TO5n pin becomes inactive.

The value of CR5n can be set within 00H to FFH.

RESET input clears CR5n to 00H.

Figure 7-4. Format of 8-Bit Timer Compare Register 5n (CR5n)

Address: I	FF17H (CR	50), FF41H	I (CR51)	After res	set: 00H	R/W		
Symbol	7	6	5	4	3	2	1	0
CR5n (n = 0, 1)								
(n = 0, 1)								

- Cautions 1. In the mode in which clear & start occurs on a match of TM5n and CR5n (TMC5n6 = 0), do not write other values to CR5n during operation.
 - 2. In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.

7.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51

The following four registers are used to control 8-bit timer/event counters 50 and 51.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)
- Port mode register 1 (PM1) or port mode register 3 (PM3)
- Port register 1 (P1) or port register 3 (P3)

(1) Timer clock selection register 5n (TCL5n)

This register sets the count clock of 8-bit timer/event counter 5n and the valid edge of the TI5n pin input. TCL5n can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears TCL5n to 00H.

Remark n = 0, 1




Figure 7-5. Format of Timer Clock Selection Register 50 (TCL50)

TCL502	TCL501	TCL500	Count clock selection				
				fprs =	fprs =	fprs =	fprs =
				2 MHz	5 MHz	10 MHz	20 MHz
0	0	0	TI50 pin falli	ng edge ^{Note 1}			
0	0	1	TI50 pin risi	ng edge ^{Note 2}			
0	1	0	fprs	2 MHz	5 MHz	10 MHz	20 MHz
0	1	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz
1	0	0	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz
1	0	1	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz
1	1	0	fprs/2 ⁸	7.81 kHz	19.53 kHz	39.06 kHz	78.13 kHz
1	1	1	fprs/2 ¹³	0.24 kHz	0.61 kHz	1.22 kHz	2.44 kHz

Notes 1. In the on-board mode, the FLMD0 pin falling edge is selected.

2. In the on-board mode, the FLMD0 pin rising edge is selected.

Cautions 1. When rewriting TCL50 to other data, stop the timer operation beforehand.2. Be sure to clear bits 3 to 7 to 0.

Remark fprs: Peripheral hardware clock oscillation frequency

Address: FF	8CH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
TCL51	0	0	0	0	0	TCL512	TCL511	TCL510
	TCL512	TCL511	TCL510		Οοι	unt clock seled	ction	
					fprs =	fprs =	fprs =	fprs =
					2 MHz	5 MHz	10 MHz	20 MHz
	0	0	0	TI51 pin falli	ng edge			
	0	0	1	TI51 pin risir	ng edge			
	0	1	0	fprs	2 MHz	5 MHz	10 MHz	20 MHz
	0	1	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz
	1	0	0	fprs/2 ⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz
	1	0	1	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz
	1	1	0	fprs/2 ⁸	7.81 kHz	19.53 kHz	39.06 kHz	78.13 kHz
	1	1	1	fprs/2 ¹²	0.49 kHz	1.22 kHz	2.44 kHz	4.88 kHz

Figure 7-6. Format of Timer Clock Selection Register 51 (TCL51)

Cautions 1. When rewriting TCL51 to other data, stop the timer operation beforehand. 2. Be sure to clear bits 3 to 7 to 0.

Remark fprs: Peripheral hardware clock oscillation frequency

(2) 8-bit timer mode control register 5n (TMC5n)

TMC5n is a register that performs the following five types of settings.

- <1> 8-bit timer counter 5n (TM5n) count operation control
- <2> 8-bit timer counter 5n (TM5n) operating mode selection
- <3> Timer output F/F (flip flop) status setting
- <4> Active level selection in timer F/F control or PWM (free-running) mode.
- <5> Timer output control

TMC5n can be set by a 1-bit or 8-bit memory manipulation instruction. $\overrightarrow{\mathsf{RESET}}$ input clears this register to 00H.

Remark n = 0, 1

Figure 7-7. Format of 8-Bit Timer Mode Control Register 50 (TMC50)

Address: FF6BH After reset: 00H R/W^{Note}

Symbol	<7>	6	5	4	<3>	<2>	1	<0>
TMC50	TCE50	TMC506	0	0	LVS50	LVR50	TMC501	TOE50

Ĩ	TCE50	TM50 count operation control			
	0	fter clearing to 0, count operation disabled (counter stopped)			
	1	Count operation start			

TMC506	TM50 operating mode selection
0	Mode in which clear & start occurs on a match between TM50 and CR50
1	PWM (free-running) mode

LVS50	LVR50	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

TMC501	In other modes (TMC506 = 0)	In PWM mode (TMC506 = 1)		
	Timer F/F control	ontrol Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

ĺ	TOE50	Timer output control			
ſ	0	Output disabled (TM50 output is low level)			
l	1	Output enabled			

Note Bits 2 and 3 are write-only.

(Refer to Cautions and Remarks on the next page.)

Figure 7-8. Format of 8-Bit Timer Mode Control Register 51 (TMC51)

Address: FF	43H After	reset: 00H	R/W ^{Note}					
Symbol	<7>	6	5	4	<3>	<2>	1	<0>
TMC51	TCE51	TMC516	0	0	LVS51	LVR51	TMC511	TOE51

TCE51	TM51 count operation control				
0	After clearing to 0, count operation disabled (counter stopped)				
1	Count operation start				

TMC516	TM51 operating mode selection					
0	Mode in which clear & start occurs on a match between TM51 and CR51					
1	PWM (free-running) mode					

LVS51	LVR51	Timer output F/F status setting			
0	0	lo change			
0	1	imer output F/F reset (0)			
1	0	ïmer output F/F set (1)			
1	1	Setting prohibited			

TMC511	In other modes (TMC516 = 0)	In PWM mode (TMC516 = 1)		
	Timer F/F control	Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

TOE51	Timer output control				
0	Dutput disabled (TM51 output is low level)				
1	Output enabled				

Note Bits 2 and 3 are write-only.

Cautions 1. The settings of LVS5n and LVR5n are valid in other than PWM mode.

- 2. Perform <1> to <4> below in the following order, not at the same time.
 - <1> Set TMC5n1, TMC5n6:
- Operation mode setting
- <2> Set TOE5n to enable output: Timer output enable
- <3> Set LVS5n, LVR5n (see Caution 1): Timer F/F setting
- <4> Set TCE5n
- 3. Stop operation before rewriting TMC5n6.

Remarks 1. In PWM mode, PWM output is made inactive by clearing TCE5n to 0.

- 2. If LVS5n and LVR5n are read, the value is 0.
- **3.** The values of the TMC5n6, LVS5n, LVR5n, TMC5n1, and TOE5n bits are reflected at the TO5n pin regardless of the value of TCE5n.
- **4.** n = 0, 1

(3) Port mode registers 1 and 3 (PM1, PM3)

These registers set port 1 and 3 input/output in 1-bit units.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer output, clear PM17 and PM33 and the output latches of P17 and P33 to 0.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer input, set PM17 and PM33 to 1. The output latches of P17 and P33 at this time may be 0 or 1.

PM1 and PM3 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Figure 7-9. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM	l1n	P1n pin I/O mode selection (n = 0 to 7)				
0)	Output mode (output buffer on)				
1		Input mode (output buffer off)				

Figure 7-10. Format of Port Mode Register 3 (PM3)

Address:	FF23H	After reset: FI	FH R/W					
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	PM33	PM32	PM31	PM30

PM3n	P3n pin I/O mode selection (n = 0 to 3)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

7.4 Operations of 8-Bit Timer/Event Counters 50 and 51

7.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that generates interrupt requests repeatedly at intervals of the count value preset to 8-bit timer compare register 5n (CR5n).

When the count value of 8-bit timer counter 5n (TM5n) matches the value set to CR5n, counting continues with the TM5n value cleared to 0 and an interrupt request signal (INTTM5n) is generated.

The count clock of TM5n can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n).

Setting

<1> Set the registers.

- TCL5n: Select the count clock.
- CR5n: Compare value
- TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n and CR5n.


 $(TMC5n = 0000 \times \times 0B \times = Don't care)$

- <2> After TCE5n = 1 is set, the count operation starts.
- <3> If the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> INTTM5n is generated repeatedly at the same interval.

Set TCE5n to 0 to stop the count operation.


Caution Do not write other values to CR5n during operation.

Figure 7-11. Interval Timer Operation Timing (1/2)





Remark Interval time = $(N + 1) \times t$ N = 01H to FFH n = 0, 1

Figure 7-11. Interval Timer Operation Timing (2/2)



(c) When CR5n = FFH





7.4.2 Operation as external event counter

The external event counter counts the number of external clock pulses to be input to the TI5n pin by 8-bit timer counter 5n (TM5n).

TM5n is incremented each time the valid edge specified by timer clock selection register 5n (TCL5n) is input. Either the rising or falling edge can be selected.

When the TM5n count value matches the value of 8-bit timer compare register 5n (CR5n), TM5n is cleared to 0 and an interrupt request signal (INTTM5n) is generated.

Whenever the TM5n value matches the value of CR5n, INTTM5n is generated.

Setting

<1> Set each register.

- Set the port mode register (PM17 or PM33)^{Note} to 1.
- TCL5n: Select TI5n pin input edge.

TI5n pin falling edge \rightarrow TCL5n = 00H

- TI5n pin rising edge \rightarrow TCL5n = 01H
- CR5n: Compare value
- TMC5n: Stop the count operation, select the mode in which clear & start occurs on match of TM5n and CR5n, disable the timer F/F inversion operation, disable timer output.

(TMC5n = 0000××00B × = Don't care)

- <2> When TCE5n = 1 is set, the number of pulses input from the TI5n pin is counted.
- <3> When the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> After these settings, INTTM5n is generated each time the values of TM5n and CR5n match.
- Note 8-bit timer/event counter 50: PM17 8-bit timer/event counter 51: PM33

Figure 7-12. External Event Counter Operation Timing (with Rising Edge Specified)

TI5n		
TM5n count value	X 00H X 01H X 02H X 03H X 04H X 05H X	<u>XN – 1X N X 00H X 01H X 02H X 03H X</u>
CR5n		N
INTTM5n		İ

Remark N = 00H to FFH n = 0.1

7.4.3 Square-wave output operation

A square wave with any selected frequency is output at intervals determined by the value preset to 8-bit timer compare register 5n (CR5n).

The TO5n pin output status is inverted at intervals determined by the count value preset to CR5n by setting bit 0 (TOE5n) of 8-bit timer mode control register 5n (TMC5n) to 1. This enables a square wave with any selected frequency to be output (duty = 50%).

Setting

<1> Set each register.

- Clear the port output latch (P17 or P33)^{Note} and port mode register (PM17 or PM33)^{Note} to 0.
- TCL5n: Select the count clock.
- CR5n: Compare value
- TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n and CR5n.

LVS5n	LVR5n	Timer Output F/F Status Setting		
1	0	High-level output		
0	1	Low-level output		

Timer output F/F inversion enabled Timer output enabled (TMC5n = 00001011B or 00000111B)


- <2> After TCE5n = 1 is set, the count operation starts.
- <3> The timer output F/F is inverted by a match of TM5n and CR5n. After INTTM5n is generated, TM5n is cleared to 00H.
- <4> After these settings, the timer output F/F is inverted at the same interval and a square wave is output from TO5n.

The frequency is as follows. Frequency = 1/2t (N + 1)

(N: 00H to FFH)

- Note 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33
- Caution Do not write other values to CR5n during operation.

Figure 7-13. Square-Wave Output Operation Timing



Note The initial value of TO5n output can be set by bits 2 and 3 (LVR5n, LVS5n) of 8-bit timer mode control register 5n (TMC5n).

7.4.4 PWM output operation

8-bit timer/event counter 5n operates as a PWM output when bit 6 (TMC5n6) of 8-bit timer mode control register 5n (TMC5n) is set to 1.

The duty pulse determined by the value set to 8-bit timer compare register 5n (CR5n) is output from TO5n.

Set the active level width of the PWM pulse to CR5n; the active level can be selected with bit 1 (TMC5n1) of TMC5n.

The count clock can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n). PWM output can be enabled/disabled with bit 0 (TOE5n) of TMC5n.

Caution In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.

(1) PWM output basic operation

Setting

<1> Set each register.

- Clear the port output latch (P17 or P33)^{Note} and port mode register (PM17 or PM33)^{Note} to 0.
- TCL5n: Select the count clock.
- CR5n: Compare value
- TMC5n: Stop the count operation, select PWM mode.

The timer output F/F is not changed.

TMC5n1	Active Level Selection
0	Active-high
1	Active-low

Timer output enabled

(TMC5n = 01000001B or 01000011B)


- <2> The count operation starts when TCE5n = 1. Clear TCE5n to 0 to stop the count operation.
- Note 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

PWM output operation


- <1> PWM output (output from TO5n) outputs an inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level is output. The active level is output until CR5n matches the count value of 8-bit timer counter 5n (TM5n).
- <3> After the CR5n matches the count value, the inactive level is output until an overflow occurs again.
- <4> Operations <2> and <3> are repeated until the count operation stops.
- <5> When the count operation is stopped with TCE5n = 0, PWM output becomes inactive. For details of timing, see **Figures 7-14** and **7-15**.


The cycle, active-level width, and duty are as follows.

- Cycle = $2^{8}t$
- Active-level width = Nt
- Duty = N/2⁸
 (N = 00H to FFH)












(2) Operation with CR5n changed

Figure 7-15. Timing of Operation with CR5n Changed

(a) CR5n value is changed from N to M before clock rising edge of FFH \rightarrow Value is transferred to CR5n at overflow immediately after change.








Caution When reading from CR5n between <1> and <2> in Figure 7-15, the value read differs from the actual value (read value: M, actual value of CR5n: N).

7.5 Cautions for 8-Bit Timer/Event Counters 50 and 51

(1) Timer start error

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 8-bit timer counters 50 and 51 (TM50, TM51) are started asynchronously to the count clock.





CHAPTER 8 8-BIT TIMERS H0 AND H1

8.1 Functions of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 have the following functions.

- Interval timer
- PWM output mode
- Square-wave output
- Carrier generator mode (8-bit timer H1 only)

8.2 Configuration of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 include the following hardware.


Item	Configuration
Timer register	8-bit timer counter Hn
Registers	8-bit timer H compare register 0n (CMP0n)8-bit timer H compare register 1n (CMP1n)
Timer output	TOHn
Control registers	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register 1 (TMCYC1) ^{№te} Port mode register 1 (PM1) Port register 1 (P1)

Table 8-1. Configuration of 8-Bit Timers H0 and H1

Note 8-bit timer H1 only


Remark n = 0, 1

Figures 8-1 and 8-2 show the block diagrams.



CHAPTER 8 8-BIT TIMERS HO AND H1

Figure 8-1. Block Diagram of 8-Bit Timer H0



(1) 8-bit timer H compare register 0n (CMP0n)

This register can be read or written by an 8-bit memory manipulation instruction. $\overrightarrow{\mathsf{RESET}}$ input clears this register to 00H.

Figure 8-3. Format of 8-Bit Timer H Compare Register 0n (CMP0n)

Caution CMP0n cannot be rewritten during timer count operation.

(2) 8-bit timer H compare register 1n (CMP1n)

(n = 0, 1)

This register can be read or written by an 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 8-4. Format of 8-Bit Timer H Compare Register 1n (CMP1n)

Address: FF19H (CMP10), FF1BH (CMP11) After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CMP1n								
(n = 0, 1) L								

CMP1n can be rewritten during timer count operation.

An interrupt request signal (INTTMHn) is generated if the timer count values and CMP1n match after setting CMP1n in carrier generator mode. The timer count value is cleared at the same time. If the CMP1n value is rewritten during timer operation, transferring is performed at the timing at which the count value and CMP1n value match. If the transfer timing and writing from CPU to CMP1n conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set CMP1n when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to CMP1n).

8.3 Registers Controlling 8-Bit Timers H0 and H1

The following four registers are used to control 8-bit timers H0 and H1.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register 1 (TMCYC1)^{Note}
- Port mode register 1 (PM1)
- Port register 1 (P1)

Note 8-bit timer H1 only

(1) 8-bit timer H mode register n (TMHMDn)

This register controls the mode of timer H.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 8-5. Format of 8-Bit Timer H Mode Register 0 (TMHMD0)

Address: FF69H After reset: 00H R/W

	<7>	6	5	4	3	2	<1>	<0>
TMHMD0	TMHE0	CKS02	CKS01	CKS00	TMMD01	TMMD00	TOLEV0	TOEN0

TMHE0	Timer operation enable
0	Stops timer count operation (counter is cleared to 0)
1	Enables timer count operation (count operation started by inputting clock)

CKS02	CKS01	CKS00	Count clock selection					
				f _{PRS} = 2 MHz	f _{PRS} = 5 MHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz	
0	0	0	fprs	2 MHz	5 MHz	10 MHz	20 MHz	
0	0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz	
0	1	0	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	
0	1	1	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz	
1	0	0	fprs/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.54 kHz	
1	0	1	TM50 output ^{Note}					
Oth	ner than ab	ove	Setting prohibited					

TMMD01	TMMD00	Timer operation mode
0	0	Interval timer mode
1	0	PWM output mode
Other that	an above	Setting prohibited

TOLEV0	Timer output level control (in default mode)
0	Low level
1	High level

TOEN0	Timer output control
0	Disables output
1	Enables output

Note the following points when selecting the TM50 output as the count clock.

- PWM mode (TMC506 = 1)
 - Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.
- Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0)
 Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).
- It is not necessary to enable the TO50 pin as a timer output pin in any mode.

- Cautions 1. When TMHE0 = 1, setting the other bits of TMHMD0 is prohibited.
 - In the PWM output mode, be sure to set 8-bit timer H compare register 10 (CMP10) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to CMP10).
- Remarks 1. fprs: Peripheral hardware clock oscillation frequency
 - TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50

Figure 8-6. Format of 8-Bit Timer H Mode Register 1 (TMHMD1)

Address: FF6CH After reset: 00H R/W

	<7>	6	5	4	3	2	<1>	<0>
TMHMD1	TMHE1	CKS12	CKS11	CKS10	TMMD11	TMMD10	TOLEV1	TOEN1

TMHE1	Timer operation enable
0	Stops timer count operation (counter is cleared to 0)
1	Enables timer count operation (count operation started by inputting clock)

CKS12	CKS11	CKS10		Count clock selection					
				fprs = 2 MHz	fprs = 5 MHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz		
0	0	0	fprs	2 MHz	5 MHz	10 MHz	20 MHz		
0	0	1	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz		
0	1	0	fprs/24	125 kHz	312.5 kHz	625 kHz	1.25 MHz		
0	1	1	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz		
1	0	0	fprs/2 ¹²	0.49 kHz	1.22 kHz	2.44 kHz	4.88 kHz		
1	0	1	f _{RL} /2 ⁷ 1.88 kHz (TYP.)						
Oth	ner than ab	ove	Setting	Setting prohibited					

TMMD11	TMMD10	Timer operation mode			
0	0	nterval timer mode			
0	1	Carrier generator mode			
1	0	PWM output mode			
1	1	Setting prohibited			

TOLEV1	Timer output level control (in default mode)
0	Low level
1	High level

TOEN1	Timer output control		
0	Disables output		
1	Enables output		


Cautions 1. When TMHE1 = 1, setting the other bits of TMHMD1 is prohibited.

- In the PWM output mode and carrier generator mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).
- 3. When the carrier generator mode is used, set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.
- Remarks 1. fprs: Peripheral hardware clock oscillation frequency
 - 2. fRL: Low-speed Ring-OSC clock oscillation frequency

(2) 8-bit timer H carrier control register 1 (TMCYC1)

This register controls the remote control output and carrier pulse output status of 8-bit timer H1. This register can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 8-7. Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1)



RMC1	NRZB1	Remote control output			
0	0	Low-level output			
0	1	High-level output			
1	0	Low-level output			
1	1	Carrier pulse output			

NRZ1	Carrier pulse output status flag			
0	Carrier output disabled status (low-level status)			
	Carrier output enabled status (RMC1 = 1: Carrier pulse output, RMC1 = 0: High-level status)			

Note Bit 0 is read-only.

(3) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P15/TOH0 and P16/TOH1/INTP5 pins for timer output, clear PM15 and PM16 and the output latches of P15 and P16 to 0.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 8-8. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

8.4 Operation of 8-Bit Timers H0 and H1

8.4.1 Operation as interval timer/square-wave output

When 8-bit timer counter Hn and compare register 0n (CMP0n) match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.

Compare register 1n (CMP1n) is not used in interval timer mode. Since a match of 8-bit timer counter Hn and the CMP1n register is not detected even if the CMP1n register is set, timer output is not affected.

By setting bit 0 (TOENn) of timer H mode register n (TMHMDn) to 1, a square wave of any frequency (duty = 50%) is output from TOHn.


(1) Usage

Generates the INTTMHn signal repeatedly at the same interval.

<1> Set each register.

Figure 8-9. Register Setting During Interval Timer/Square-Wave Output Operation

(i) Setting timer H mode register n (TMHMDn)



(ii) CMP0n register setting

- Compare value (N)
- <2> Count operation starts when TMHEn = 1.
- <3> When the values of 8-bit timer counter Hn and the CMP0n register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.

Interval time = (N +1)/fcnt

<4> Subsequently, the INTTMHn signal is generated at the same interval. To stop the count operation, clear TMHEn to 0.

Remark n = 0, 1

(2) Timing chart

The timing of the interval timer/square-wave output operation is shown below.




Figure 8-10. Timing of Interval Timer/Square-Wave Output Operation (1/2)

<1> The count operation is enabled by setting the TMHEn bit to 1. The count clock starts counting no more than 1 clock after the operation is enabled.

<2>

Level inversion,

match interrupt occurrence,

8-bit timer counter Hn clear

<2>

Level inversion,

match interrupt occurrence,

8-bit timer counter Hn clear

- <2> When the values of 8-bit timer counter Hn and the CMP0n register match, the value of 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is output.
- <3> The INTTMHn signal and TOHn output become inactive by clearing the TMHEn bit to 0 during timer Hn operation. If these are inactive from the first, the level is retained.

<1>

Remark n = 0, 1 N = 01H to FEH





Figure 8-10. Timing of Interval Timer/Square-Wave Output Operation (2/2)



8.4.2 Operation as PWM output mode

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

8-bit timer compare register 0n (CMP0n) controls the cycle of timer output (TOHn). Rewriting the CMP0n register during timer operation is prohibited.

8-bit timer compare register 1n (CMP1n) controls the duty of timer output (TOHn). Rewriting the CMP1n register during timer operation is possible.

The operation in PWM output mode is as follows.

TOHn output becomes active and 8-bit timer counter Hn is cleared to 0 when 8-bit timer counter Hn and the CMP0n register match after the timer count is started. TOHn output becomes inactive when 8-bit timer counter Hn and the CMP1n register match.


(1) Usage

In PWM output mode, a pulse for which an arbitrary duty and arbitrary cycle can be set is output.

<1> Set each register.

Figure 8-11. Register Setting in PWM Output Mode

(i) Setting timer H mode register n (TMHMDn)



(ii) Setting CMP0n register

• Compare value (N): Cycle setting

(iii) Setting CMP1n register

• Compare value (M): Duty setting

Remarks 1. n = 0, 1

2. $00H \le CMP1n$ (M) < CMP0n (N) $\le FFH$

- <2> The count operation starts when TMHEn = 1.
- <3> The CMP0n register is the compare register that is to be compared first after counter operation is enabled. When the values of 8-bit timer counter Hn and the CMP0n register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and TOHn output becomes active. At the same time, the compare register to be compared with 8-bit timer counter Hn is changed from the CMP0n register to the CMP1n register.
- <4> When 8-bit timer counter Hn and the CMP1n register match, TOHn output becomes inactive and the compare register to be compared with 8-bit timer counter Hn is changed from the CMP1n register to the CMP0n register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHEn = 0.

If the setting value of the CMP0n register is N, the setting value of the CMP1n register is M, and the count clock frequency is f_{CNT}, the PWM pulse output cycle and duty are as follows.

PWM pulse output cycle = $(N + 1)/f_{CNT}$ Duty = Active width : Total width of PWM = (M + 1) : (N + 1)

- Cautions 1. In PWM output mode, three operation clocks (signal selected using the CKSn2 to CKSn0 bits of the TMHMDn register) are required to transfer the CMP1n register value after rewriting the register.
 - Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).

Remark n = 0, 1


(2) Timing chart

The operation timing in PWM output mode is shown below.

Caution Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range.

 $00H \le CMP1n (M) < CMP0n (N) \le FFH$

Figure 8-12. Operation Timing in PWM Output Mode (1/4)



- <1> The count operation is enabled by setting the TMHEn bit to 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, TOHn output remains inactive (when TOLEVn = 0).
- <2> When the values of 8-bit timer counter Hn and the CMP0n register match, the TOHn output level is inverted, the value of 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.
- <3> When the values of 8-bit timer counter Hn and the CMP1n register match, the level of the TOHn output is returned. At this time, the 8-bit timer counter value is not cleared and the INTTMHn signal is not output.
- <4> Clearing the TMHEn bit to 0 during timer Hn operation makes the INTTMHn signal and TOHn output inactive.

Remark n = 0, 1





Figure 8-12. Operation Timing in PWM Output Mode (2/4)



Preliminary User's Manual U17260EJ2V0UD




Figure 8-12. Operation Timing in PWM Output Mode (3/4)

Remark n = 0, 1




Figure 8-12. Operation Timing in PWM Output Mode (4/4)

(e) Operation by changing CMP1n (CMP1n = 01H \rightarrow 03H, CMP0n = A5H)

- <1> The count operation is enabled by setting TMHEn = 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, the TOHn output remains inactive (when TOLEVn = 0).
- <2> The CMP1n register value can be changed during timer counter operation. This operation is asynchronous to the count clock.
- <3> When the values of 8-bit timer counter Hn and the CMP0n register match, the value of 8-bit timer counter Hn is cleared, the TOHn output becomes active, and the INTTMHn signal is output.
- <4> If the CMP1n register value is changed, the value is latched and not transferred to the register. When the values of 8-bit timer counter Hn and the CMP1n register before the change match, the value is transferred to the CMP1n register and the CMP1n register value is changed (<2>'). However, three count clocks or more are required from when the CMP1n register value is changed to when the value is transferred to the register. If a match signal is generated within three count clocks, the changed
- value cannot be transferred to the register. <5> When the values of 8-bit timer counter Hn and the CMP1n register after the change match, the TOHn output becomes inactive. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- Clearing the TMHEn bit to 0 during timer Hn operation makes the INTTMHn signal and TOHn output inactive. <6>

Remark n = 0, 1

8.4.3 Carrier generator mode operation (8-bit timer H1 only)

The carrier clock generated by 8-bit timer H1 is output in the cycle set by 8-bit timer/event counter 51. In carrier generator mode, the output of the 8-bit timer H1 carrier pulse is controlled by 8-bit timer/event counter 51, and the carrier pulse is output from the TOH1 output.

(1) Carrier generation

In carrier generator mode, 8-bit timer H compare register 01 (CMP01) generates a low-level width carrier pulse waveform and 8-bit timer H compare register 11 (CMP11) generates a high-level width carrier pulse waveform. Rewriting the CMP11 register during 8-bit timer H1 operation is possible but rewriting the CMP01 register is prohibited.

(2) Carrier output control

Carrier output is controlled by the interrupt request signal (INTTM51) of 8-bit timer/event counter 51 and the NRZB1 and RMC1 bits of the 8-bit timer H carrier control register (TMCYC1). The relationship between the outputs is shown below.

RMC1 Bit	NRZB1 Bit	Output
0	0	Low-level output
0	1	High-level output
1	0	Low-level output
1	1	Carrier pulse output

To control the carrier pulse output during a count operation, the NRZ1 and NRZB1 bits of the TMCYC1 register have a master and slave bit configuration. The NRZ1 bit is read-only but the NRZB1 bit can be read and written. The INTTM51 signal is synchronized with the 8-bit timer H1 count clock and output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal of the NRZ1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit. The timing for transfer from the NRZB1 bit to the NRZ1 bit is as shown below.




Figure 8-13. Transfer Timing

- <1> The INTTM51 signal is synchronized with the count clock of 8-bit timer H1 and is output as the INTTM5H1 signal.
- <2> The value of the NRZB1 bit is transferred to the NRZ1 bit at the second clock from the rising edge of the INTTM5H1 signal.
- Cautions 1. Do not rewrite the NRZB1 bit again until at least the second clock after it has been rewritten, or else the transfer from the NRZB1 bit to the NRZ1 bit is not guaranteed.
 - 2. When 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated at the timing of <1>. When 8-bit timer/event counter 51 is used in a mode other than the carrier generator mode, the timing of the interrupt generation differs.


(3) Usage

Outputs an arbitrary carrier clock from the TOH1 pin.

<1> Set each register.

Figure 8-14. Register Setting in Carrier Generator Mode

(i) Setting 8-bit timer H mode register 1 (TMHMD1)



(ii) CMP01 register setting

• Compare value

(iii) CMP11 register setting

• Compare value

(iv) TMCYC1 register setting

- RMC1 = 1 ... Remote control output enable bit
- NRZB1 = 0/1 ... carrier output enable bit

(v) TCL51 and TMC51 register setting

- See 7.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51.
- <2> When TMHE1 = 1, 8-bit timer H1 starts counting.
- <3> When TCE51 of 8-bit timer mode control register 51 (TMC51) is set to 1, 8-bit timer/event counter 51 starts counting.
- <4> After the count operation is enabled, the first compare register to be compared is the CMP01 register. When the count value of 8-bit timer counter H1 and the CMP01 register value match, the INTTMH1 signal is generated, 8-bit timer counter H1 is cleared, and at the same time, the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register.
- <5> When the count value of 8-bit timer counter H1 and the CMP11 register value match, the INTTMH1 signal is generated, 8-bit timer counter H1 is cleared, and at the same time, the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register.
- <6> By performing procedures <4> and <5> repeatedly, a carrier clock is generated.
- <7> The INTTM51 signal is synchronized with count clock of 8-bit timer H1 and output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
- <8> When the NRZ1 bit is high level, a carrier clock is output from the TOH1 pin.
- <9> By performing the procedures above, an arbitrary carrier clock is obtained. To stop the count operation, clear TMHE1 to 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is f_{CNT}, the carrier clock output cycle and duty are as follows.

Carrier clock output cycle = $(N + M + 2)/f_{CNT}$ Duty = High-level width : Carrier clock output width = (M + 1) : (N + M + 2)

- Cautions 1. Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).
 - 2. Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.

(4) Timing chart

The carrier output control timing is shown below.

- Cautions 1. Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.
 - 2. In the carrier generator mode, three operating clocks (signal selected by CKS12 to CKS10 bits of TMHMD1 register) or more are required from when the CMP11 register value is changed to when the value is transferred to the register.
 - 3. Be sure to set the RMC1 bit before the count operation is started.




Figure 8-15. Carrier Generator Mode Operation Timing (1/3)

(a) Operation when CMP01 = N, CMP11 = N

- <1> When TMHE1 = 0 and TCE51 = 0, 8-bit timer counter H1 operation is stopped.
- <2> When TMHE1 = 1 is set, 8-bit timer counter H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <3> When the count value of 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with 8-bit timer H1 count clock and output as the INTTM5H1 signal.
- <6> The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
- <7> When NRZ1 = 0 is set, the TOH1 output becomes low level.




Figure 8-15. Carrier Generator Mode Operation Timing (2/3)

- <1> When TMHE1 = 0 and TCE51 = 0, 8-bit timer counter H1 operation is stopped.
- <2> When TMHE1 = 1 is set, 8-bit timer counter H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <3> When the count value of 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to other than 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with 8-bit timer H1 count clock and output as the INTTM5H1 signal.
- <6> A carrier signal is output at the first rising edge of the carrier clock if NRZ1 is set to 1.
- <7> When NRZ1 = 0, the TOH1 output is held at the high level and is not changed to low level while the carrier clock is high level (from <6> and <7>, the high-level width of the carrier clock waveform is guaranteed).




Figure 8-15. Carrier Generator Mode Operation Timing (3/3)

(c) Operation when CMP11 is changed


- <1> When TMHE1 = 1 is set, 8-bit timer H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <2> When the count value of 8-bit timer counter H1 matches the CMP01 register value, 8-bit timer counter H1 is cleared and the INTTMH1 signal is output.
- <3> The CMP11 register can be rewritten during 8-bit timer H1 operation, however, the changed value (L) is latched. The CMP11 register is changed when the count value of 8-bit timer counter H1 and the CMP11 register value before the change (M) match (<3>').
- <4> When the count value of 8-bit timer counter H1 and the CMP11 register value before the change (M) match, the INTTMH1 signal is output, the carrier signal is inverted, and 8-bit timer counter H1 is cleared to 00H.
- <5> The timing at which the count value of 8-bit timer counter H1 and the CMP11 register value match again is indicated by the value after the change (L).

9.1 Functions of Watch Timer

The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously. Figure 9-1 shows the watch timer block diagram.





Remark fprs: Peripheral hardware clock oscillation frequency

- fsub: Subsystem clock oscillation frequency
- fw: Watch timer clock frequency (fprs/2⁷ or fsub)
- fwx: fw or fw/2 9

(1) Watch timer

When the high-speed system clock or subsystem clock is used, interrupt requests (INTWT) are generated at preset intervals.

Interrupt Time	When Operated at fsub = 32.768 kHz	When Operated at fprs = 2 MHz	When Operated at fprs = 5 MHz	When Operated at fprs = 10 MHz	When Operated at fprs = 20 MHz
2 ⁴ /fw	488 <i>µ</i> s	1.02 ms	410 <i>μ</i> s	205 <i>μ</i> s	102 <i>μ</i> s
2⁵/fw	977 <i>μ</i> s	2.05 ms	819 <i>μ</i> s	410 <i>μ</i> s	205 μs
2 ¹³ /fw	0.25 s	0.52 s	0.210 s	0.105 s	520 μs
2 ¹⁴ /fw	0.5 s	1.05 s	0.419 s	0.210 s	0.105 s

Table 9-1. Watch Timer Interrupt Time

Remark fprs: Peripheral hardware clock oscillation frequency

fsub: Subsystem clock oscillation frequency

fw: Watch timer clock frequency (fprs/2⁷ or fsub)

(2) Interval timer

Interrupt requests (INTWTI) are generated at preset time intervals.

Interrupt Time	When Operated at fsub = 32.768 kHz	When Operated at fprs = 2 MHz			When Operated at fprs = 20 MHz
2 ⁴ /fw	488 μs	1.02 ms	410 <i>μ</i> s	205 <i>µ</i> s	102 <i>µ</i> s
2⁵/fw	977 <i>μ</i> s	2.05 ms	820 µs	410 <i>μ</i> s	205 <i>µ</i> s
2 ⁶ /fw	1.95 ms	4.10 ms	1.64 ms	820 <i>µ</i> s	410 <i>μ</i> s
2 ⁷ /fw	3.91 ms	8.20 ms	3.28 ms	1.64 ms	820 <i>µ</i> s
2 ⁸ /fw	7.81 ms	16.4 ms	6.55 ms	3.28 ms	1.64 ms
2°/fw	15.6 ms	32.8 ms	13.1 ms	6.55 ms	3.28 ms
2 ¹⁰ /fw	31.3 ms	65.5 ms	26.2 ms	13.1 ms	6.55 ms
2 ¹¹ /fw	62.5 ms	131.1 ms	52.4 ms	26.2 ms	13.1 ms

Table 9-2. Interval Timer Interval Time

Remark fprs: Peripheral hardware clock oscillation frequency

fsub: Subsystem clock oscillation frequency

fw: Watch timer clock frequency (fprs/2⁷ or fsub)

9.2 Configuration of Watch Timer

The watch timer includes the following hardware.

Table 9-3	Watch	Timer	Configuration
-----------	-------	-------	---------------

Item	Configuration
Counter	5 bits × 1
Prescaler	11 bits × 1
Control register	Watch timer operation mode register (WTM)

9.3 Register Controlling Watch Timer

The watch timer is controlled by the watch timer operation mode register (WTM).

• Watch timer operation mode register (WTM)

This register sets the watch timer count clock, enables/disables operation, prescaler interval time, and 5-bit counter operation control.

WTM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears WTM to 00H.

Figure 9-2. Format of Watch Timer Operation Mode Register (WTM)

Address: FF6FH After reset: 00H R/W

Symbol	7	6	5	4	3	2	<1>	<0>
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0

WTM7	Watch timer count clock selection (fw)							
		fsuв = 32.768 kHz	fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz		
0	fprs/27	-	15.625 kHz	39.062 kHz	78.125 kHz	156.25 kHz		
1	fsuв	32.768 kHz	-					

WTM6	WTM5	WTM4	Prescaler interval time selection
0	0	0	2 ⁴ /fw
0	0	1	2 ⁵ /fw
0	1	0	2 ⁶ /fw
0	1	1	2 ⁷ /fw
1	0	0	2 ⁸ /fw
1	0	1	2 ⁹ /fw
1	1	0	2 ¹⁰ /fw
1	1	1	2 ¹¹ /fw

WTM3	WTM2	Interrupt time selection
0	0	2 ¹⁴ /fw
0	1	2 ¹³ /fw
1	0	2 ⁵ /fw
1	1	2 ⁴ /fw

WTM1	5-bit counter operation control
0	Clear after operation stop
1	Start

WTM0	Watch timer operation enable
0	Operation stop (clear both prescaler and timer)
1	Operation enable

Caution Do not change the count clock and interval time (by setting bits 4 to 7 (WTM4 to WTM7) of WTM) during watch timer operation.

- **Remarks 1.** fw: Watch timer clock frequency (fPRs/2⁷ or fsUB)
 - 2. fprs: Peripheral hardware clock oscillation frequency
 - **3.** fsub: Subsystem clock oscillation frequency

9.4 Watch Timer Operations

9.4.1 Watch timer operation

The watch timer generates an interrupt request (INTWT) at a specific time interval by using the high-speed system clock or subsystem clock.

When bit 0 (WTM0) and bit 1 (WTM1) of the watch timer operation mode register (WTM) are set to 1, the count operation starts. When these bits are cleared to 0, the 5-bit counter is cleared and the count operation stops.

When the interval timer is simultaneously operated, zero-second start can be achieved only for the watch timer by clearing WTM1 to 0. In this case, however, the 11-bit prescaler is not cleared. Therefore, an error up to $2^9 \times 1/f_W$ seconds occurs in the first overflow (INTWT) after zero-second start.

The interrupt request is generated at the following time intervals.

WTM3	WTM2	Interrupt Time	When Operated at	When Operated at	When Operated at	When Operated at	When Operated at
		Selection	fsuв = 32.768 kHz	-	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz
			(WTM7 = 1)	(WTM7=0)	(WTM7 = 0)	(WTM7=0)	(WTM7 = 0)
0	0	2 ¹⁴ /fw	0.5 s	1.05 s	0.419 s	0.210 s	0.105 s
0	1	2 ¹³ /fw	0.25 s	0.52 s	0.210 s	0.105 s	520 <i>µ</i> s
1	0	2⁵/fw	977 <i>μ</i> s	2.05 ms	819 <i>µ</i> s	410 <i>µ</i> s	205 <i>µ</i> s
1	1	2⁴/fw	488 <i>µ</i> s	1.02 ms	410 <i>µ</i> s	205 <i>µ</i> s	102 <i>µ</i> s

Table 9-4. Watch Timer Interrupt Time

Remarks 1. fw: Watch timer clock frequency ($f_{PRS}/2^7$ or f_{SUB})

- 2. fprs: Peripheral hardware clock oscillation frequency
- 3. fsub: Subsystem clock oscillation frequency

9.4.2 Interval timer operation

The watch timer operates as interval timer which generates interrupt requests (INTWTI) repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (WTM4 to WTM6) of the watch timer operation mode register (WTM).

When bit 0 (WTM0) of the WTM is set to 1, the count operation starts. When this bit is set to 0, the count operation stops.


WTM6	WTM5	WTM4	Interval Time	When Operated at f _{SUB} = 32.768 kHz (WTM7 = 1)	When Operated at f _{PRS} = 2 MHz (WTM7 = 0)			When Operated at f _{PRS} = 20 MHz (WTM7 = 0)
0	0	0	2 ⁴ /fw	488 <i>μ</i> s	1.02 ms	410 <i>µ</i> s	205 <i>µ</i> s	102 <i>μ</i> s
0	0	1	2⁵/fw	977 <i>μ</i> s	2.05 ms	820 <i>µ</i> s	410 <i>μ</i> s	205 <i>µ</i> s
0	1	0	2 ⁶ /fw	1.95 ms	4.10 ms	1.64 ms	820 <i>µ</i> s	410 <i>µ</i> s
0	1	1	2 ⁷ /fw	3.91 ms	8.20 ms	3.28 ms	1.64 ms	820 <i>µ</i> s
1	0	0	2 ⁸ /fw	7.81 ms	16.4 ms	6.55 ms	3.28 ms	1.64 ms
1	0	1	2 ⁹ /fw	15.6 ms	32.8 ms	13.1 ms	6.55 ms	3.28 ms
1	1	0	2 ¹⁰ /fw	31.3 ms	65.5 ms	26.2 ms	13.1 ms	6.55 ms
1	1	1	2 ¹¹ /fw	62.5 ms	131.1 ms	52.4 ms	26.2 ms	13.1 ms


Table 9-5. Interval Timer Interval Time	Table 9-5.	Interval	Timer	Interval	Time
---	------------	----------	-------	----------	------

Remarks 1. fw: Watch timer clock frequency ($f_{PRS}/2^7$ or f_{SUB})

2. fprs: Peripheral hardware clock oscillation frequency

3. fsub: Subsystem clock oscillation frequency





Remark fw: Watch timer clock frequency

n: The number of times of interval timer operations


Figures in parentheses are for operation with fw = 32.768 kHz (WTM7 = 1, WTM3, WTM2 = 0, 0)

9.5 Cautions for Watch Timer

When operation of the watch timer and 5-bit counter is enabled by the watch timer mode control register (WTM) (by setting bits 0 (WTM0) and 1 (WTM1) of WTM to 1), the interval until the first interrupt request (INTWT) is generated after the register is set does not exactly match the specification made with bits 2 and 3 (WTM2, WTM3) of WTM. Subsequently, however, the INTWT signal is generated at the specified intervals.

Figure 9-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)

It takes 0.515625 seconds for the first INTWT to be generated ($2^9 \times 1/32768 = 0.015625$ s longer). INTWT is then generated every 0.5 seconds.



CHAPTER 10 WATCHDOG TIMER

10.1 Functions of Watchdog Timer

The watchdog timer operates on the low-speed Ring-OSC clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to WDTE
- If data is written to WDTE during a window close period
- If the CPU fetches an area not set by the IMS and IXS registers (detection of invalid check while CPU hangs up)
- If the CPU accesses an area not set by the IMS and IXS registers by executing a read/write instruction (detection of abnormal access while CPU hangs up)

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 21 RESET FUNCTION**.

10.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 10-1. Configuration of Watchdog Timer

ltem	Configuration
Control register	Watchdog timer enable register (WDTE)

How the counter operation is controlled, overflow time, and window open period are set by the option byte.

Table 10-2.	Setting of O	ption Bytes a	and Watchdog	Timer
-------------	--------------	---------------	--------------	-------

Setting of Watchdog Timer	Option Byte		
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)		
Controlling counter operation of watchdog timer	Bit 4 (WDTON)		
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)		

Remark For the option byte, see CHAPTER 24 OPTION BYTE.




Figure 10-1. Block Diagram of Watchdog Timer

10.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

(1) Watchdog timer enable register (WDTE)

Writing ACH to WDTE clears the watchdog timer counter and starts counting again. This register can be set by an 8-bit memory manipulation instruction. RESET input sets this register to 9AH or 1AH^{Note}.

Figure 10-2. Format of Watchdog Timer Enable Register (WDTE)

Address:	FF99H	After reset: 9A	H/1AH ^{Note}	R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								

Note The WDTE reset value differs depending on the WDTON setting value of the option byte. To operate watchdog timer, set WDTON to 1.

WDTON Setting Value	WDTE Reset Value		
0 (watchdog timer count operation disabled)	1AH		
1 (watchdog timer count operation enabled)	9AH		

- Cautions 1. If a value other than ACH is written to WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.
 - 2. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.
 - 3. The value read from WDTE is 9AH/1AH (this differs from the written value (ACH)).

10.4 Operation of Watchdog Timer

10.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte.
 - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 24**).

WDTON	Watchdog Timer Counter Control				
0	Count operation disabled (counting stops after reset).				
1	Count operation enabled (counting starts after reset).				

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (for details, see **10.4.2** and **CHAPTER 24**).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (for details, see **10.4.3** and **CHAPTER 24**).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to WDTE after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write WDTE the second time or later after a reset release during the window open period. If WDTE is written during a period other than the window open period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to WDTE, an internal reset signal is generated.
- Cautions 1. The first writing to WDTE after a reset release clears the watchdog timer, if it is made before the overflow time regardless of the timing of the writing, and the watchdog timer starts counting again.
 - 2. If the watchdog timer is cleared by writing "ACH" to WDTE, the actual overflow time may be different from the overflow time set by the option byte by up to 2/f_{RL} seconds.
 - 3. The watchdog timer can be cleared immediately before the count value overflows (FFFFH).
 - 4. The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (RINGOSC) of the option byte.

	RINGOSC = 0 (Low-Speed Ring- OSC Can Be Stopped by Software)	RINGOSC = 1 (Low-Speed Ring- OSC Cannot Be Stopped)
In HALT mode	Watchdog timer operation stops.	Retains status before HALT mode is set.
In STOP mode		Retains status before STOP mode is set.

If RINGOSC = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is not cleared (0) but retains its present value.

5. The watchdog timer does not stop during self-programming of the flash memory and EEPROM[™] emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

10.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte. If an overflow occurs, an internal reset signal is generated. If "ACH" is written to WDTE during the window open period before the overflow time, the present count is cleared and the watchdog timer starts counting again.

The following overflow time is set.

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer
0	0	0	2 ¹⁰ /f _{RL} (3.88 ms)
0	0	1	2 ¹¹ /f _{RL} (7.76 ms)
0	1	0	2 ¹² /f _{RL} (15.52 ms)
0	1	1	2 ¹³ /f _{RL} (31.03 ms)
1	0	0	2 ¹⁴ /f _{RL} (62.06 ms)
1	0	1	2 ¹⁵ /f _{RL} (124.12 ms)
1	1	0	2 ¹⁶ /f _{RL} (248.24 ms)
1	1	1	2 ¹⁷ /f _{RL} (496.48 ms)

Table 10-3. Setting of Overflow Time of Watchdog Timer

Cautions 1. The combination of WDCS2, WDCS1, WDCS0 = 0, 0, 0 and WINDOW1, WINDOW0 = 0, 0 is prohibited.

2. The watchdog timer does not stop during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

Remarks 1. fr.L: Low-speed Ring-OSC clock oscillation frequency


2. (): f_{RL} = 264 kHz (MAX.)

10.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte. The outline of the window is as follows.

- If "ACH" is written to WDTE during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to WDTE during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 25%



Caution The first writing to WDTE after a reset release clears the watchdog timer, if it is made before the overflow time regardless of the timing of the writing, and the watchdog timer starts counting again.

The window open period to be set is as follows.

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	0	25%
0	1	50%
1	0	75%
1	1	100% (default)

Table 10-4. Setting Window Open Period of Watchdog Timer

- Cautions 1. The combination of WDCS2, WDCS1, WDCS0 = 0, 0, 0 and WINDOW1, WINDOW0 = 0, 0 is prohibited.
 - 2. The watchdog timer does not stop during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

Remark If the overflow time is set to $2^{10}/f_{RL}$, the window close time and open time are as follows.

	Setting of Window Open Period					
	25%	50%	75%	100%		
Window close time	0 to 3.56 ms	0 to 2.37 ms	0 to 0.119 ms	None		
Window open time	3.56 to 3.88 ms	2.37 to 3.88 ms	0.119 to 3.88 ms	0 to 3.88 ms		

<When window open period is 25%>

• Overflow time:

 2^{10} /f_{RL} (MAX.) = 2^{10} /264 kHz (MAX.) = 3.88 ms

• Window close time:

0 to 2^{10} /frL (MIN.) × (1 – 0.25) = 0 to 2^{10} /216 kHz (MIN.) × 0.75 = 0 to 3.56 ms

• Window open time:

 2^{10} /frL (MIN.) × (1 – 0.25) to 2^{10} /frL (MAX.) = 2^{10} /216 kHz (MIN.) × 0.75 to 2^{10} /264 kHz (MAX.)

= 3.56 to 3.88 ms

CHAPTER 11 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

11.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral LSIs. The clock selected with the clock output selection register (CKS) is output.

In addition, the buzzer output is intended for square-wave output of buzzer frequency selected with CKS.

Figure 11-1 shows the block diagram of clock output/buzzer output controller.




Figure 11-1. Block Diagram of Clock Output/Buzzer Output Controller

11.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 11-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Clock output selection register (CKS) Port mode register 14 (PM14)
	Port register 14 (P14)

11.3 Registers Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output selection register (CKS)
- Port mode register 14 (PM14)

(1) Clock output selection register (CKS)

This register sets output enable/disable for clock output (PCL) and for the buzzer frequency output (BUZ), and sets the output clock.

CKS is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CKS to 00H.

Figure 11-2. Format of Clock Output Selection Register (CKS)

Address: FF	40H After r	eset: 00H	R/W					
Symbol	<7>	6	5	<4>	3	2	1	0
CKS	BZOE	BCS1	BCS0	CLOE	CCS3	CCS2	CCS1	CCS0

BZOE	BUZ output enable/disable specification
0	Clock division circuit operation stopped. BUZ fixed to low level.
1	Clock division circuit operation enabled. BUZ output enabled.

BCS1	BCS0	BUZ output clock selection		
			fprs = 10 MHz	fprs = 20 MHz
0	0	fprs/2 ¹⁰	9.77 kHz	19.54 kHz
0	1	fprs/2 ¹¹	4.88 kHz	9.77 kHz
1	0	fprs/2 ¹²	2.44 kHz	4.88 kHz
1	1	fprs/2 ¹³	1.22 kHz	2.44 kHz

CLOE	PCL output enable/disable specification
0	Clock division circuit operation stopped. PCL fixed to low level.
1	Clock division circuit operation enabled. PCL output enabled.

CCS3	CCS2	CCS1	CCS0		PCL output	clock selection	Note
					fsuв = 32.768 kHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz
0	0	0	0	fprs	_	10 MHz	Setting prohibited ^{Note}
0	0	0	1	fprs/2		5 MHz	10 MHz
0	0	1	0	fprs/2 ²		2.5 MHz	5 MHz
0	0	1	1	fprs/2 ³		1.25 MHz	2.5 MHz
0	1	0	0	fprs/24		625 kHz	1.25 MHz
0	1	0	1	f _{PRS} /2⁵		312.5 kHz	625 kHz
0	1	1	0	fprs/2 ⁶		156.25 kHz	312.5 kHz
0	1	1	1	fprs/27		78.125 kHz	156.25 kHz
1	0	0	0	fsuв	32.768 kHz	-	_
	Other than above				prohibited		

Note The PCL output clock prohibits settings if they exceed 10 MHz.

Remarks 1. fprs: Peripheral hardware clock oscillation frequency

2. fsub: Subsystem clock oscillation frequency


(2) Port mode register 14 (PM14)

This register sets port 14 input/output in 1-bit units.

When using the P140/INTP6/PCL pin for clock output and the P141/INTP7/BUZ pin for buzzer output, clear PM140 and PM141 and the output latches of P140 and P141 to 0. PM14 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM14 to FFH.

Figure 11-3. Format of Port Mode Register 14 (PM14)



PM14n	P14n pin I/O mode selection (n = 0, 1)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

11.4 Operations of Clock Output/Buzzer Output Controller

11.4.1 Operation as clock output

The clock pulse is output as the following procedure.

- <1> Select the clock pulse output frequency with bits 0 to 3 (CCS0 to CCS3) of the clock output selection register (CKS) (clock pulse output in disabled status).
- <2> Set bit 4 (CLOE) of CKS to 1 to enable clock output.
- **Remark** The clock output controller is designed not to output pulses with a small width during output enable/disable switching of the clock output. As shown in Figure 11-4, be sure to start output from the low period of the clock (marked with * in the figure). When stopping output, do so after securing a high level of the clock.




Figure 11-4. Remote Control Output Application Example

11.4.2 Operation as buzzer output

The buzzer frequency is output as the following procedure.

- <1> Select the buzzer output frequency with bits 5 and 6 (BCS0, BCS1) of the clock output selection register (CKS) (buzzer output in disabled status).
- <2> Set bit 7 (BZOE) of CKS to 1 to enable buzzer output.

CHAPTER 12 A/D CONVERTER

12.1 Function of A/D Converter

The A/D converter converts an analog input signal into a digital value, and consists of up to eight channels (ANI0 to ANI7) with a resolution of 10 bits.

The A/D converter has the following function.

• 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one channel selected from analog inputs ANI0 to ANI7. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.




Figure 12-1. Block Diagram of A/D Converter

12.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

	0
Item	Configuration
Registers	A/D converter mode register (ADM)
	A/D port configuration register (ADPC)
	Analog input channel specification register (ADS)
	Port mode register 2 (PM2)
	10-bit A/D conversion result register (ADCR)
	8-bit A/D conversion result register (ADCRH)

(1) ANI0 to ANI7 pins

These are the analog input pins of the 8-channel A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.


(2) Sample & hold circuit

The sample & hold circuit samples the input signal of the analog input pin selected by the selector when A/D conversion is started, and holds the sampled analog input voltage value during A/D conversion.

(3) Series resistor string

The series resistor string is connected between AVREF and AVss, and generates a voltage to be compared with the analog input signal.





(4) Voltage comparator

The voltage comparator compares the sampled analog input voltage and the output voltage of the series resistor string.

(5) Successive approximation register (SAR)

This register compares the sampled analog voltage and the voltage of the series resistor string, and converts the result, starting from the most significant bit (MSB).

When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

(6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

Caution When data is read from ADCR and ADCRH, a wait cycle is generated. Do not read data from ADCR and ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

(8) Controller

When A/D conversion has been completed, this controller generates INTAD.

(9) AVREF pin

This pin inputs an analog power/reference voltage to the A/D converter. Always use this pin at the same potential as that of the V_{DD} pin even when the A/D converter is not used.

The signal input to ANI0 to ANI7 is converted into a digital signal, based on the voltage applied across AVREF and AVss.

(10) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

(11) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

(12) A/D port configuration register (ADPC)

This register switches the P20/ANI0 to P27/ANI7 pins to analog input of A/D converter or digital input of port.

(13) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

(14) Port mode register 2 (PM2)

This register switches the P20/ANI0 to P27/ANI7 pins to input or output.

12.3 Registers Used in A/D Converter

The A/D converter uses the following six registers.


- A/D converter mode register (ADM)
- A/D port configuration register (ADPC)
- Analog input channel specification register (ADS)
- Port mode register 2 (PM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)

(1) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion. ADM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 12-3. Format of A/D Converter Mode Register (ADM)



ADCS	A/D conversion operation control
0	Stops conversion operation
1	Enables conversion operation

ADCE	Comparator operation control ^{Note 2}
0	Stops comparator operation
1	Enables comparator operation (comparator: 1/2AVDD operation)

- Notes 1. For details of FR2 to FR0, LV1, LV0, and A/D conversion, see Table 12-3 A/D Conversion Time Selection.
 - 2. A comparator is incorporated to realize low-voltage operation. The operation of the comparator is controlled by ADCS and ADCE, and it takes 1 μ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1 μ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

ADCS	ADCE	A/D Conversion Operation
0	0	Stop status (DC power consumption path does not exist)
0	1	Conversion waiting mode (comparator: 1/2AVDD operation, only comparator consumes power)
1	0	Conversion mode (comparator operation stopped ^{Note})
1	1	Conversion mode (comparator: 1/2AVDD operation)

Table 12-2. Settings of ADCS and ADCE

Note Ignore data of the first conversion because it is not guaranteed range.




Figure 12-4. Timing Chart When Comparator Is Used

Note The time from the rising of the ADCE bit to the falling of the ADCS bit must be 1 μ s or longer.

- Cautions 1. A/D conversion must be stopped before rewriting bits FR0 to FR2, LV1, and LV0 to values other than the identical data.
 - 2. If data is written to ADM, a wait cycle is generated. Do not write data to ADM when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

Table 12-3. A/D Conversion Time Selection

A/D Co	onverter	Mode F	egister	(ADM)	Conversion Time Selection				Conversion Conversion			ime Configuration		
FR2	FR1	FR0	LV1	LV0		f _{PRS} = 2 MHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz	Clock (fad)	SAR Clear	Sampling	Successive Conversion Time		
0	0	0	0	0	264/fprs	Setting	26.4 <i>µ</i> s	13.2 <i>μ</i> s	fprs/12	2/fad	6/fad	12/fad	2/fad	
0	0	1	0	0	176/fprs	prohibited	17.6 <i>μ</i> s	8.8 μs^{Note}	fprs/8					
0	1	0	0	0	132/fprs		13.2 <i>μ</i> s	$6.6 \ \mu s^{Note}$	fprs/6					
0	1	1	0	0	88/fprs		8.8 μ s ^{Note}	Setting	fprs/4					
1	0	0	0	0	66/fprs	33.0 <i>µ</i> s	$6.6 \ \mu s^{\text{Note}}$	prohibited	fprs/3					
1	0	1	0	0	44/f _{PRS}	22.0 <i>µ</i> s	Setting		fprs/2					
							prohibited							
	Other than above				Setting pr	ohibited								

(1) 2.7 V \leq AV_{REF} \leq 5.5 V

Note This can be set only when 4.0 V \leq AV_{REF} \leq 5.5 V.

(2) 2.3 V \leq AVREF < 2.7 V

A/D Co	onverter	Mode F	Register	(ADM)	Co	nversion Time S	Selection	Conversion	Conv	ersion Tir	me Configu	ration
FR2	FR1	FR0	LV1	LV0		f _{PRS} = 2 MHz	f _{PRS} = 5 MHz	Clock (fad)	SAR Clear	Sampling	Conversion Time	
0	0	0	0	1	480/fprs	Setting prohibited	Setting prohibited	fprs/12	2/fad	24/fad	12/fad	2/fad
0	0	1	0	1	320/fprs		64.0 <i>µ</i> s	fprs/8				
0	1	0	0	1	240/fprs		48.0 <i>µ</i> s	fprs/6				
0	1	1	0	1	160/fprs		32.0 <i>µ</i> s	fprs/4				
1	0	0	0	1	120/fprs	60.0 <i>μ</i> s	Setting prohibited	fprs/3				
1	0	1	0	1	80/fprs	40.0 <i>µ</i> s	Setting prohibited	fprs/2				
	Other than above					ohibited		•				

Cautions 1. Set the conversion times with the following conditions.

- 4.0 V \leq AV_{REF} \leq 5.5 V: Sampling + successive conversion time = 5 to 30 μ s
- 2.7 V \leq AVREF < 4.0 V: Sampling + successive conversion time = 10 to 30 μ s
- 2.3 V \leq AV_{REF} < 2.7 V: Sampling + successive conversion time = 25 to 62 μ s
- 2. When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once beforehand.
- 3. Change LV1 and LV0 from the default value, when 2.3 V \leq AV_{REF} < 2.7 V.

Remark fprs: Peripheral hardware clock oscillation frequency




Figure 12-5. A/D Converter Sampling and A/D Conversion Timing

Note For details of wait period, see CHAPTER 30 CAUTIONS FOR WAIT.

(2) 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register, and is stored in ADCR in order starting from bit 7 of FF09H. FF09H indicates the higher 8 bits of the conversion result, and FF08H indicates the lower 2 bits of the conversion result.

ADCR can be read by a 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.



	Addres	s: FF0	8H, FFC)9H A	After res	et: 000	0H R	R								
Symbol		FF09H					FF08H									
ADCR											0	0	0	0	0	0

- Cautions 1. When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.
 - 2. If data is read from ADCR, a wait cycle is generated. Do not read data from ADCR when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

(3) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored.

ADCRH can be read by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 12-7. Format of 8-Bit A/D Conversion Result Register (ADCRH)

Address:	FF09H	After reset:	00H R					
Symbol	7	6	5	4	3	2	1	0
ADCRH								

- Cautions 1. When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.
 - 2. If data is read from ADCRH, a wait cycle is generated. Do not read data from ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

(4) Analog input channel specification register (ADS)

This register specifies the input port of the analog voltage to be A/D converted. ADS can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Address:	FF29H	After re:	set: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	ADS2	ADS1	ADS0
	ADS2	ADS1	ADS0	An	alog inpu	t channel	specificati	ion
	0	0	0	ANI0				
	0	0	1	ANI1				
	0	1	0	ANI2				
	0	1	1	ANI3				
	1	0	0	ANI4				
	1	0	1	ANI5				
	1	1	0	ANI6				
	1	1	1	ANI7				

Figure 12-8. Format of Analog Input Channel Specification Register (ADS)

Cautions 1. Be sure to clear bits 3 to 7 to 0.

- 2 Because ADS and ADPC do not control input and output, set the channel used for A/D conversion in the input mode by using port mode register 2 (PM2). If the channel is set in the output mode, selection of ADPC is disabled.
- 3. Do not set a pin to be used as a digital input pin with ADPC with ADS.
- 4. If data is written to ADS, a wait cycle is generated. Do not write data to ADS when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

(5) A/D port configuration register (ADPC)

This register switches the P20/ANI0 to P27/ANI7 pins to analog input of A/D converter or digital input of port. ADPC can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Address:	FF2FH A	After reset: 0	0H R/W									
Symbol	7	6	5	4	:	3	:	2		1	()
ADPC	0	0	0	0	AD	PC3	AD	PC2	AD	PC1	ADI	PC0
	ADPC3	ADPC2	ADPC1	ADPC0	Ar	nalog i	nput (/	A)/digit	al inpu	ut (D) s	switchi	ng
					P27/ ANI7			P24/ ANI4		-	P21/ ANI1	P20/ ANI0
	0	0	0	0	А	A	Α	А	А	А	Α	А
	0	0	0	1	А	A	Α	А	А	А	Α	D
	0	0	1	0	Α	A	Α	А	А	А	D	D
	0	0	1	1	А	A	Α	А	А	D	D	D
	0	1	0	0	Α	A	А	А	D	D	D	D
	0	1	0	1	А	A	Α	D	D	D	D	D
	0	1	1	0	А	A	D	D	D	D	D	D
	0	1	1	1	А	D	D	D	D	D	D	D
	1	0	0	0	D	D	D	D	D	D	D	D
		Other that	an above		Setti	ng pro	hibited	1				

Figure 12-9. Format of A/D Port Configuration Register (ADPC)

- Cautions 1. Because ADS and ADPC do not control input and output, set the channel used for A/D conversion in the input mode by using port mode register 2 (PM2). If the channel is set in the output mode, selection of ADPC is disabled.
 - 2. Do not set a pin to be used as a digital input pin with ADPC with ADS.
 - 3. If data is written to ADPC, a wait cycle is generated. Do not write data to ADPC when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.


(6) Port mode register 2 (PM2)

When using the P20/ANI0 to P27/ANI7 pins for analog input port, set PM20 to PM27 to 1. The output latches of P20 to P27 at this time may be 0 or 1.

PM2 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 12-10. Format of Port Mode Register 2 (PM2)



PM2n	P2n pin I/O mode selection (n = 0 to 7)				
0	Output mode (output buffer on)				
1	Input mode (output buffer off)				

P20/ANI0 to P27/ANI7 pins are as shown below depending on the settings of ADS, ADPC, and PM2.

PM2 Setting	ADS Setting	ADPC Setting	P20/ANI0 to P27/ANI7 Pins
Input mode	ANI selection	Analog input selection	Analog input (target for conversion)
		Digital input selection	Setting prohibited
	ANI non-selection	Analog input selection	Analog input (target for non- conversion)
		Digital input selection	Digital input
Output mode	ANI selection	Analog input selection	Digital output
		Digital input selection	
	ANI non-selection	Analog input selection	
		Digital input selection	

Table 12-4. Settings of ADS, ADPC, and PM2

12.4 A/D Converter Operations

12.4.1 Basic operations of A/D converter

- <1> Select one channel for A/D conversion using the analog input channel specification register (ADS).
- <2> Set channels for A/D conversion to analog input by using the A/D port configuration register (ADPC) and set to input mode by using port mode register 2 (PM2).
- <3> Set ADCE to 1 and wait for 1 μ s or longer.
- <4> Set ADCS to 1 and start the conversion operation. (<5> to <11> are operations performed by hardware.)
- <5> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <6> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the input analog voltage is held until the A/D conversion operation has ended.
- <7> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
- <8> The voltage difference between the series resistor string voltage tap and analog input is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB is reset to 0.
- <9> Next, bit 8 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 9 = 1: (3/4) AVREF

• Bit 9 = 0: (1/4) AVREF

The voltage tap and analog input voltage are compared and bit 8 of SAR is manipulated as follows.

- Analog input voltage ≥ Voltage tap: Bit 8 = 1
- Analog input voltage < Voltage tap: Bit 8 = 0
- <10> Comparison is continued in this way up to bit 0 of SAR.
- <11> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched.

At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.


<12> Repeat steps <5> to <11>, until ADCS is cleared to 0.

To stop the A/D converter, clear ADCS to 0.

To restart A/D conversion from the status of ADCE = 1, start from <4>. To restart A/D conversion from the status of ADCE = 0, however, start from <3>.

- **Remark** Two types of A/D conversion result registers are available.
 - ADCR (16 bits): Store 10-bit A/D conversion value
 - ADCRH (8 bits): Store 8-bit A/D conversion value

Figure 12-11. Basic Operation of A/D Converter



A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to one of the ADM, analog input channel specification register (ADS) or A/D port configuration register (ADPC) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

RESET input clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

12.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.


SAR = INT
$$(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5)$$

ADCR = SAR × 64


or

$$(ADCR - 0.5) \times \frac{AV_{REF}}{1024} \le V_{AIN} < (ADCR + 0.5) \times \frac{AV_{REF}}{1024}$$

- where, INT(): Function which returns integer part of value in parentheses
 - VAIN: Analog input voltage
 - AVREF: AVREF pin voltage
 - ADCR: A/D conversion result register (ADCR) value
 - SAR: Successive approximation register







12.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One channel of analog input is selected from ANI0 to ANI7 by the analog input channel specification register (ADS) and A/D conversion is executed.

(1) A/D conversion operation

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.

When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once the A/D conversion has started and when one A/D conversion has been completed, the next A/D conversion operation is immediately started. The A/D conversion operations are repeated until new data is written to ADS.

If ADM, ADS, and the A/D port configuration register (ADPC) are rewritten during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning.

If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result immediately before is retained.




Figure 12-13. A/D Conversion Operation

Remarks 1. n = 0 to 7 **2.** m = 0 to 7 The setting methods are described below.

- When used as A/D conversion operation
 - <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
 - <2> Select the channel using bits 2 to 0 (ADS2 to ADS0) of the analog input channel specification register (ADS), bits 3 to 0 (ADPC3 to ADPC0) of the A/D port configuration register (ADPC), and bits 7 to 0 (PM27 to PM20) of port mode register 2 (PM2), and select the conversion time using bits 5 to 1 (FR2 to FR0, LV1, LV0) of ADM.
 - <3> Set bit 7 (ADCS) of ADM to 1 to start A/D conversion.
 - <4> An interrupt request signal (INTAD) is generated.
 - <5> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

<Change the channel>

- <6> Change the channel using bits 2 to 0 (ADS2 to ADS0) of ADS to start A/D conversion.
- <7> An interrupt request signal (INTAD) is generated.
- <8> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).
- <Complete A/D conversion>
 - <9> Clear ADCS to 0.
 - <10> Clear ADCE to 0.

Cautions 1. Make sure the period of <1> to <3> is 1 μ s or more.

- 2. It is no problem if the order of <1> and <2> is reversed.
- 3. <1> can be omitted. However, ignore data of the first conversion after <3> in this case.
- 4. The period from <4> to <7> differs from the conversion time set using bits 5 to 1 (FR2 to FR0, LV1, LV0) of ADM. The period from <6> to <7> is the conversion time set using FR2 to FR0, LV1, and LV0.

12.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

Figure 12-14. Overall Error

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error


This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.


(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.







(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....001 to 0.....010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.





Figure 12-16. Zero-Scale Error

Figure 12-18. Integral Linearity Error









Figure 12-19. Differential Linearity Error



(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

Sampling		
time	Conversion time	

12.6 Cautions for A/D Converter

(1) Operating current in STOP mode

The A/D converter stops operating in the STOP mode. At this time, the operating current can be reduced by clearing bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 (see **Figure 12-2**).

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1L (IF1L) to 0 and start operation.

(2) Input range of ANI0 to ANI7

Observe the rated range of the ANI0 to ANI7 input voltage. If a voltage of AV_{REF} or higher and AVss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

(3) Conflicting operations

<1> Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR or ADCRH read by instruction upon the end of conversion

ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR or ADCRH.

<2> Conflict between ADCR or ADCRH write and A/D converter mode register (ADM) write, analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion

ADM, ADS, or ADPC write has priority. ADCR or ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and pins ANI0 to ANI7. Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 12-20, to reduce noise.




Figure 12-20. Analog Input Pin Connection

(5) ANI0/P20 to ANI7/P27

<1> The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27).

When A/D conversion is performed with any of ANI0 to ANI7 selected, do not access port 2 while conversion is in progress; otherwise the conversion resolution may be degraded. It is recommended to select pins used as port 2 starting with the ANI0/P20 that is the furthest from AVREF.

<2> If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.

(6) Input impedance of ANI0 to ANI7 pins

In this A/D converter, the internal sampling capacitor is charged and sampling is performed for approx. one sixth of the conversion time.

Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates and has no meaning.

To perform sufficient sampling, however, it is recommended to make the output impedance of the analog input source 10 k Ω or lower, or attach a capacitor of around 100 pF to the ANI0 to ANI7 pins (see **Figure 12-20**).

(7) AVREF pin input impedance

A series resistor string of several tens of $k\Omega$ is connected between the AV_{REF} and AV_{SS} pins.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AVREF and AVss pins, resulting in a large reference voltage error.

(8) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 12-21. Timing of A/D Conversion End Interrupt Request Generation

Remarks 1. n = 0 to 7 **2.** m = 0 to 7

(9) Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(10) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using a timing other than the above may cause an incorrect conversion result to be read.

(11) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 12-22. Internal Equivalent Circuit of ANIn Pin




Table 12-5. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREF	R1	R2	C1	C2	C3
2.7 V	T.B.D.	T.B.D.	T.B.D.	T.B.D.	T.B.D.
4.5 V	T.B.D.	T.B.D.	T.B.D.	T.B.D.	T.B.D.

Remarks 1. The resistance and capacitance values shown in Table 12-5 are not guaranteed values. **2.** n = 0 to 7

CHAPTER 13 SERIAL INTERFACE UARTO

13.1 Functions of Serial Interface UART0

Serial interface UART0 has the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 13.4.1 Operation stop mode.

(2) Asynchronous serial interface (UART) mode

The functions of this mode are outlined below.

For details, see **13.4.2** Asynchronous serial interface (UART) mode and **13.4.3** Dedicated baud rate generator.


- Two-pin configuration TxD0: Transmit data output pin RxD0: Receive data input pin
- Length of communication data can be selected from 7 or 8 bits.
- Dedicated on-chip 5-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently.
- · Four operating clock inputs selectable
- Fixed to LSB-first communication
- Cautions 1. If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART0 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD0 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER0 = 0, RXE0 = 0, and TXE0 = 0.
 - 2. Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.
 - 3. TXE0 and RXE0 are synchronized by the base clock (fxcLK0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.

13.2 Configuration of Serial Interface UART0

Serial interface UART0 includes the following hardware.

Item	Configuration				
Registers	Receive buffer register 0 (RXB0) Receive shift register 0 (RXS0) Transmit shift register 0 (TXS0)				
Control registers	Asynchronous serial interface operation mode register 0 (ASIM0) Asynchronous serial interface reception error status register 0 (ASIS0) Baud rate generator control register 0 (BRGC0) Port mode register 1 (PM1) Port register 1 (P1)				

Table 13-1. Configuration of Serial Interface UART0



CHAPTER 13 SERIAL INTERFACE UARTO

Figure 13-1. Block Diagram of Serial Interface UART0

(1) Receive buffer register 0 (RXB0)

This 8-bit register stores parallel data converted by receive shift register 0 (RXS0).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 0 (RXS0).

If the data length is set to 7 bits the receive data is transferred to bits 0 to 6 of RXB0 and the MSB of RXB0 is always 0.

If an overrun error (OVE0) occurs, the receive data is not transferred to RXB0.

RXB0 can be read by an 8-bit memory manipulation instruction. No data can be written to this register.

 $\overrightarrow{\mathsf{RESET}}$ input or $\mathsf{POWER0} = 0$ sets this register to FFH .

(2) Receive shift register 0 (RXS0)

This register converts the serial data input to the RxD0 pin into parallel data. RXS0 cannot be directly manipulated by a program.

(3) Transmit shift register 0 (TXS0)

This register is used to set transmit data. Transmission is started when data is written to TXS0, and serial data is transmitted from the TxD0 pins.

TXS0 can be written by an 8-bit memory manipulation instruction. This register cannot be read. $\overrightarrow{\text{RESET}}$ input, $\overrightarrow{\text{POWER0}} = 0$, or $\overrightarrow{\text{TXE0}} = 0$ sets this register to FFH.

Caution Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.

13.3 Registers Controlling Serial Interface UART0

Serial interface UART0 is controlled by the following five registers.

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)
- (1) Asynchronous serial interface operation mode register 0 (ASIM0)

This 8-bit register controls the serial communication operations of serial interface UART0. This register can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets this register to 01H.

Figure 13-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (1/2)

Address: FF70H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM0	POWER0	TXE0	RXE0	PS01	PS00	CL0	SL0	1

POWER0	Enables/disables operation of internal operation clock
0 ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .
1	Enables operation of the internal operation clock.

TXE0	Enables/disables transmission				
0	Disables transmission (synchronously resets the transmission circuit).				
1	Enables transmission.				

RXE0 Enables/disables reception	
0	Disables reception (synchronously resets the reception circuit).
1	Enables reception.

Notes 1. The input from the $R \times D0$ pin is fixed to high level when POWER0 = 0.

2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.

PS01	PS00	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity ^{Note}
1	0	Outputs odd parity.	Judges as odd parity.
1	1	Outputs even parity.	Judges as even parity.

Figure 13-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (2/2)

CL0	Specifies character length of transmit/receive data			
0	Character length of data = 7 bits			
1	Character length of data = 8 bits			

SL0	Specifies number of stop bits of transmit data
0	Number of stop bits = 1
1	Number of stop bits = 2

- **Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE0) of asynchronous serial interface reception error status register 0 (ASIS0) is not set and the error interrupt does not occur.
- Cautions 1. At startup, set POWER0 to 1 and then set TXE0 to 1. To stop the operation, clear TXE0 to 0, and then clear POWER0 to 0.
 - 2. At startup, set POWER0 to 1 and then set RXE0 to 1. To stop the operation, clear RXE0 to 0, and then clear POWER0 to 0.
 - 3. Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.
 - 4. TXE0 and RXE0 are synchronized by the base clock (fxcLK0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.
 - 5. Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.
 - 6. Make sure that TXE0 = 0 when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.
 - 7. Be sure to set bit 0 to 1.

(2) Asynchronous serial interface reception error status register 0 (ASIS0)

This register indicates an error status on completion of reception by serial interface UART0. It includes three error flag bits (PE0, FE0, OVE0).

This register is read-only by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H if bit 7 (POWER0) and bit 5 (RXE0) of ASIM0 = 0. 00H is read when this register is read.

Figure 13-3. Format of Asynchronous Serial Interface Reception Error Status Register 0 (ASIS0)

Address: FF73H After reset: 00H R

Syı

AS

ymbol	7	6	5	4	3	2	1	0
ASIS0	0	0	0	0	0	PE0	FE0	OVE0

PE0	Status flag indicating parity error				
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.				
1	If the parity of transmit data does not match the parity bit on completion of reception.				

	FE0 Status flag indicating framing error				
0 If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.					
	1	If the stop bit is not detected on completion of reception.			

OVE0	Status flag indicating overrun error
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.
1	If receive data is set to the RXB0 register and the next reception operation is completed before the data is read.

- Cautions 1. The operation of the PE0 bit differs depending on the set values of the PS01 and PS00 bits of asynchronous serial interface operation mode register 0 (ASIM0).
 - 2. Only the first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.
 - 3. If an overrun error occurs, the next receive data is not written to receive buffer register 0 (RXB0) but discarded.
 - 4. If data is read from ASIS0, a wait cycle is generated. Do not read data from ASIS0 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

(3) Baud rate generator control register 0 (BRGC0)

This register selects the base clock of serial interface UART0 and the division value of the 5-bit counter. BRGC0 can be set by an 8-bit memory manipulation instruction. RESET input sets this register to 1FH.

Figure 13-4. Format of Baud Rate Generator Control Register 0 (BRGC0)

Address: FF71H After reset: 1FH R/W

Symbol	7	6	5	4	3	2	1	0
BRGC0	TPS01	TPS00	0	MDL04	MDL03	MDL02	MDL01	MDL00

TPS01	TPS00	Base clock (fxcLk0) selection						
			fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz		
0	0	TM50 output ^{Note}						
0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz		
1	0	fprs/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz		
1	1	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz		

MDL04	MDL03	MDL02	MDL01	MDL00	k	Selection of 5-bit counter output clock
0	0	×	×	×	×	Setting prohibited
0	1	0	0	0	8	fxclko/8
0	1	0	0	1	9	fxclko/9
0	1	0	1	0	10	fxclko/10
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	0	1	0	26	fxclk0/26
1	1	0	1	1	27	fxclko/27
1	1	1	0	0	28	fxclko/28
1	1	1	0	1	29	fxclk0/29
1	1	1	1	0	30	fxclko/30
1	1	1	1	1	31	fxclko/31

Note the following points when selecting the TM50 output as the base clock.

• PWM mode (TMC506 = 1)

Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.

Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0)
 Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).

It is not necessary to enable the TO50 pin as a timer output pin in any mode.

Cautions 1. Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.

- 2. The baud rate value is the output clock of the 5-bit counter divided by 2.
- Remarks 1. fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits
 - 2. fPRS: Peripheral hardware clock oscillation frequency
 - **3.** k: Value set by the MDL04 to MDL00 bits (k = 8, 9, 10, ..., 31)
 - 4. X: Don't care
 - TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50

(4) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P10/TxD0/SCK10 pin for serial interface data output, clear PM10 to 0 and set the output latch of P10 to 1.

When using the P11/RxD0/SI10 pin for serial interface data input, set PM11 to 1. The output latch of P11 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 13-5. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)						
0	Dutput mode (output buffer on)						
1	Input mode (output buffer off)						

13.4 Operation of Serial Interface UART0

Serial interface UART0 has the following two modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode

13.4.1 Operation stop mode

In this mode, serial communication cannot be executed, thus reducing the power consumption. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER0, TXE0, and RXE0) of ASIM0 to 0.

(1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 0 (ASIM0). ASIM0 can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets this register to 01H.

Address: FF70H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM0	POWER0	TXE0	RXE0	PS01	PS00	CL0	SL0	1

POWER0	Enables/disables operation of internal operation clock
0 ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .

TXE0	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).

RXE0	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

Notes 1. The input from the RxD0 pin is fixed to high level when POWER0 = 0.

- 2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.
- Caution Clear POWER0 to 0 after clearing TXE0 and RXE0 to 0 to set the operation stop mode. To start the operation, set POWER0 to 1, and then set TXE0 and RXE0 to 1.
- **Remark** To use the RxD0/SI10/P11 and TxD0/SCK10/P10 pins as general-purpose port pins, see **CHAPTER 4 PORT FUNCTIONS**.

13.4.2 Asynchronous serial interface (UART) mode

In this mode, 1-byte data is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

(1) Registers used

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the BRGC0 register (see Figure 13-4).
- <2> Set bits 1 to 4 (SL0, CL0, PS00, and PS01) of the ASIM0 register (see Figure 13-2).
- <3> Set bit 7 (POWER0) of the ASIM0 register to 1.
- <4> Set bit 6 (TXE0) of the ASIM0 register to 1. \rightarrow Transmission is enabled. Set bit 5 (RXE0) of the ASIM0 register to 1. \rightarrow Reception is enabled.
- <5> Write data to the TXS0 register. \rightarrow Data transmission is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

POWER0	TXE0	RXE0	PM10	P10	PM11	P11	UART0	Pin Fu	nction
							Operation	TxD0/SCK10/P10	RxD0/SI10/P11
0	0	0	$\times^{\sf Note}$	\times^{Note}	$\times^{^{\rm Note}}$	$\times^{^{\rm Note}}$	Stop	SCK10/P10	SI10/P11
1	0	1	$\times^{\sf Note}$	\times^{Note}	1	×	Reception	SCK10/P10	RxD0
	1	0	0	1	$\times^{^{\sf Note}}$	$\times^{^{\sf Note}}$	Transmission	TxD0	SI10/P11
	1	1	0	1	1	×	Transmission/ reception	TxD0	RxD0

Note Can be set as port function.

Remark ×: don't care

POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)


- TXE0: Bit 6 of ASIM0
- RXE0: Bit 5 of ASIM0
- PM1×: Port mode register
- P1×: Port output latch

(2) Communication operation

(a) Format and waveform example of normal transmit/receive data

Figures 13-6 and 13-7 show the format and waveform example of the normal transmit/receive data.

Figure 13-6. Format of Normal UART Transmit/Receive Data




One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits (LSB first)
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits

The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 0 (ASIM0).

Figure 13-7. Example of Normal UART Transmit/Receive Data Waveform

1. Data length: 8 bits, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



2. Data length: 7 bits, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H

•	- 1 data frame									
Start	D0	D1	D2	D3	D4	D5	D6	Parity	Stop	Stop

3. Data length: 8 bits, Parity: None, Stop bit: 1 bit, Communication data: 87H

- 1 data frame										
Start	D0	D1	D2	D3	D4	D5	D6	D7	Stop	1

(b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

(i) Even parity

Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1 If transmit data has an even number of bits that are "1": 0

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

(ii) Odd parity

Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0 If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

(iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data. The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

(iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

(c) Transmission

The TxD0 pin outputs a high level when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1. If bit 6 (TXE0) of ASIM0 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit shift register 0 (TXS0). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the start bit is output from the TxD0 pin, followed by the rest of the data in order starting from the LSB. When transmission is completed, the parity and stop bits set by ASIM0 are appended and a transmission completion interrupt request (INTST0) is generated.


Transmission is stopped until the data to be transmitted next is written to TXS0.

Figure 13-8 shows the timing of the transmission completion interrupt request (INTST0). This interrupt occurs as soon as the last stop bit has been output.

Caution After transmit data is written to TXS0, do not write the next transmit data before the transmission completion interrupt signal (INTST0) is generated.

Figure 13-8. Transmission Completion Interrupt Request Timing

1. Stop bit length: 1



INTST0

(d) Reception

Reception is enabled and the RxD0 pin input is sampled when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1 and then bit 5 (RXE0) of ASIM0 is set to 1.

The 5-bit counter of the baud rate generator starts counting when the falling edge of the RxD0 pin input is detected. When the set value of baud rate generator control register 0 (BRGC0) has been counted, the RxD0 pin input is sampled again (\bigtriangledown in Figure 13-9). If the RxD0 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in receive shift register 0 (RXS0) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR0) is generated and the data of RXS0 is written to receive buffer register 0 (RXB0). If an overrun error (OVE0) occurs, however, the receive data is not written to RXB0.

Even if a parity error (PE0) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an error interrupt (INTSR0) is generated after completion of reception.




Figure 13-9. Reception Completion Interrupt Request Timing

- Cautions 1. Be sure to read receive buffer register 0 (RXB0) even if a reception error occurs. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
 - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
 - 3. Be sure to read asynchronous serial interface reception error status register 0 (ASIS0) before reading RXB0.

(e) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 0 (ASIS0) is set as a result of data reception, a reception error interrupt request (INTSR0) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS0 in the reception error interrupt servicing (INTSR0) (see **Figure 13-3**).

The contents of ASIS0 are reset to 0 when ASIS0 is read.

Reception Error	Cause					
Parity error	The parity specified for transmission does not match the parity of the receive data.					
Framing error	Stop bit is not detected.					
Overrun error	Reception of the next data is completed before data is read from receive buffer register 0 (RXB0).					


(f) Noise filter of receive data

The RxD0 signal is sampled using the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 13-10, the internal processing of the reception operation is delayed by two clocks from the external signal status.





13.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and a 5-bit programmable counter, and generates a serial clock for transmission/reception of UART0.

Separate 5-bit counters are provided for transmission and reception.

(1) Configuration of baud rate generator

Base clock

The clock selected by bits 7 and 6 (TPS01 and TPS00) of baud rate generator control register 0 (BRGC0) is supplied to each module when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is 1. This clock is called the base clock and its frequency is called fxcLk0. The base clock is fixed to low level when POWER0 = 0.

• Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 6 (TXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when POWER0 = 1 and TXE0 = 1.


The counter is cleared to 0 when the first data transmitted is written to transmit shift register 0 (TXS0).


Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 5 (RXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.





Remark POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)

TXE0:	Bit 6 of ASIM0
RXE0:	Bit 5 of ASIM0
BRGC0:	Baud rate generator control register 0

(2) Generation of serial clock

A serial clock can be generated by using baud rate generator control register 0 (BRGC0). Select the clock to be input to the 5-bit counter by using bits 7 and 6 (TPS01 and TPS00) of BRGC0. Bits 4 to 0 (MDL04 to MDL00) of BRGC0 can be used to select the division value of the 5-bit counter.

(a) Baud rate

The baud rate can be calculated by the following expression.

• Baud rate =
$$\frac{f_{XCLK0}}{2 \times k}$$
 [bps]

fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits of the BRGC0 register

k: Value set by the MDL04 to MDL00 bits of the BRGC0 register (k = 8, 9, 10, ..., 31)

(b) Error of baud rate

The baud rate error can be calculated by the following expression.

• Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100 [\%]$$

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
 - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.

Example: Frequency of base clock = 2.5 MHz = 2,500,000 Hz Set value of MDL04 to MDL00 bits of BRGC0 register = 10000B (k = 16) Target baud rate = 76,800 bps

> Baud rate = 2.5 M/(2 × 16) = 2,500,000/(2 × 16) = 78,125 [bps]

Error = (78,125/76,800 - 1) × 100 = 1.725 [%]

(3) Example of setting baud rate

Baud		fprs =	2.0 MHz			fprs =	5.0 MHz			fprs =	10.0 MHz			fprs =	20.0 MHz	
Rate [bps]	TPS01, TPS00	k	Calculated Value	ERR [%]												
4800	3	26	4808	0.16	3	16	4883	1.73	_	1	_	I	_	-	_	_
9600	3	13	9615	0.16	3	8	9766	1.73	3	16	9766	1.73	_	-	-	-
10400	3	12	10417	0.16	2	30	10417	0.16	3	15	10417	0.16	3	30	10417	0.16
19200	1	26	19231	0.16	2	16	19531	1.73	3	8	19531	1.73	3	16	19531	1.73
24000	1	21	23810	-0.79	2	13	24038	0.16	2	26	24038	0.16	3	13	24038	0.16
31250	1	16	31250	0	2	10	31250	0	2	20	31250	0	3	10	31250	0
33660	1	15	33333	-0.79	2	9	34722	3.34	2	18	34722	3.34	3	9	34722	3.34
38400	1	13	38462	0.16	2	8	39063	1.73	2	16	39063	1.73	3	8	39063	1.73
56000	1	9	55556	-0.79	1	22	56818	1.46	2	11	56818	1.46	2	22	56818	1.46
62500	1	8	62500	0	1	20	62500	0	2	10	62500	0	2	20	62500	0
76800	_	-	_		1	16	78125	1.73	2	8	78125	1.73	2	16	78125	1.73
115200	-	-	_	-	1	11	113636	-1.36	1	22	113636	-1.36	2	11	113636	-1.36
153600	-	-	-	_	1	8	156250	1.73	1	16	156250	1.73	2	8	156250	1.73

Table 13-4. Set Data of Baud Rate Generator

Remark TPS01, TPS00: Bits 7 and 6 of baud rate generator control register 0 (BRGC0) (setting of base clock (fxclk0))

Value set by the MDL04 to MDL00 bits of BRGC0 (k = 8, 9, 10, ..., 31)

f_{PRS}:

k:


Peripheral hardware clock oscillation frequency


ERR: Baud rate error

(4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 13-12, the latch timing of the receive data is determined by the counter set by baud rate generator control register 0 (BRGC0) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$

Brate:Baud rate of UART0k:Set value of BRGC0FL:1-bit data lengthMargin of latch timing: 2 clocks

Minimum permissible data frame length: FLmin = $11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART0 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Table 13-5. Maximum/Minimum Permissible Baud Rate Error

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
16	+4.14%	-4.19%
24	+4.34%	-4.38%
31	+4.44%	-4.47%

Remarks 1. The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC0

CHAPTER 14 SERIAL INTERFACE UART6

14.1 Functions of Serial Interface UART6

Serial interface UART6 has the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 14.4.1 Operation stop mode.

(2) Asynchronous serial interface (UART) mode

This mode supports the LIN (Local Interconnect Network)-bus. The functions of this mode are outlined below. For details, see **14.4.2** Asynchronous serial interface (UART) mode and **14.4.3** Dedicated baud rate generator.

- Two-pin configuration TxD6: Transmit data output pin RxD6: Receive data input pin
- Data length of communication data can be selected from 7 or 8 bits.
- Dedicated internal 8-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently.
- Twelve operating clock inputs selectable
- MSB- or LSB-first communication selectable
- Inverted transmission operation
- Sync break field transmission from 13 to 20 bits
- More than 11 bits can be identified for sync break field reception (SBF reception flag provided).

Cautions 1. The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.

- 2. If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.
- 3. If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if the interface is incorporated in LIN.

Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is $\pm 15\%$ or less.

Figures 14-1 and 14-2 outline the transmission and reception operations of LIN.




Figure 14-1. LIN Transmission Operation

Notes 1. The wakeup signal frame is substituted by 80H transmission in the 8-bit mode.

- The sync break field is output by hardware. The output width is the bit length set by bits 4 to 2 (SBL62 to SBL60) of asynchronous serial interface control register 6 (ASICL6) (see 14.4.2 (2) (h) SBF transmission).
- 3. INTST6 is output on completion of each transmission. It is also output when SBF is transmitted.

Remark The interval between each field is controlled by software.





Figure 14-2. LIN Reception Operation

- **Notes 1.** The wakeup signal is detected at the edge of the pin, and enables UART6 and sets the SBF reception mode.
 - 2. Reception continues until the STOP bit is detected. When an SBF with low-level data of 11 bits or more has been detected, it is assumed that SBF reception has been completed correctly, and an interrupt signal is output. If an SBF with low-level data of less than 11 bits has been detected, it is assumed that an SBF reception error has occurred. The interrupt signal is not output and the SBF reception mode is restored.
 - 3. If SBF reception has been completed correctly, an interrupt signal is output. This SBF reception completion interrupt enables the capture timer. Detection of errors OVE6, PE6, and FE6 is suppressed, and error detection processing of UART communication and data transfer of the shift register and RXB6 is not performed. The shift register holds the reset value FFH.
 - 4. Calculate the baud rate error from the bit length of the sync field, disable UART6 after SF reception, and then re-set baud rate generator control register 6 (BRGC6).
 - 5. Distinguish the checksum field by software. Also perform processing by software to initialize UART6 after reception of the checksum field and to set the SBF reception mode again.

To perform a LIN receive operation, use a configuration like the one shown in Figure 14-3.

The wakeup signal transmitted from the LIN master is received by detecting the edge of the external interrupt (INTP0). The length of the sync field transmitted from the LIN master can be measured using the external event capture operation of 16-bit timer/event counter 00, and the baud rate error can be calculated.

The input source of the reception port input (RxD6) can be input to the external interrupt (INTP0) and 16-bit timer/event counter 00 by port input switch control (ISC0/ISC1), without connecting RxD6 and INTP0/TI000 externally.





Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (see Figure 14-11)

The peripheral functions used in the LIN communication operation are shown below. <Peripheral functions used>

- External interrupt (INTP0); wakeup signal detection
 - Use: Detects the wakeup signal edges and detects start of communication.
- 16-bit timer/event counter 00 (TI000); baud rate error detection
 - Use: Detects the baud rate error (measures the TI000 input edge interval in the capture mode) by detecting the sync field (SF) length and divides it by the number of bits.
- Serial interface UART6


14.2 Configuration of Serial Interface UART6

Serial interface UART6 includes the following hardware.

Item	Configuration	
Registers	Receive buffer register 6 (RXB6)	
	Receive shift register 6 (RXS6)	
	Transmit buffer register 6 (TXB6)	
	Transmit shift register 6 (TXS6)	
Control registers	Asynchronous serial interface operation mode register 6 (ASIM6)	
	Asynchronous serial interface reception error status register 6 (ASIS6)	
	Asynchronous serial interface transmission status register 6 (ASIF6)	
	Clock selection register 6 (CKSR6)	
	Baud rate generator control register 6 (BRGC6)	
	Asynchronous serial interface control register 6 (ASICL6)	
	Input switch control register (ISC)	
	Port mode register 1 (PM1)	
	Port register 1 (P1)	

Table 14-1. Configuration of Serial Interface UART6

Figure 14-4. Block Diagram of Serial Interface UART6



Note Selectable with input switch control register (ISC).

(1) Receive buffer register 6 (RXB6)

This 8-bit register stores parallel data converted by receive shift register 6 (RXS6). Each time 1 byte of data has been received, new receive data is transferred to this register from RXS6. If the data length is set to 7 bits, data is transferred as follows.

- In LSB-first reception, the receive data is transferred to bits 0 to 6 of RXB6 and the MSB of RXB6 is always 0.
- In MSB-first reception, the receive data is transferred to bits 1 to 7 of RXB6 and the LSB of RXB6 is always 0. If an overrun error (OVE6) occurs, the receive data is not transferred to RXB6.

RXB6 can be read by an 8-bit memory manipulation instruction. No data can be written to this register. RESET input sets this register to FFH.

(2) Receive shift register 6 (RXS6)

This register converts the serial data input to the RxD6 pin into parallel data. RXS6 cannot be directly manipulated by a program.

(3) Transmit buffer register 6 (TXB6)

This buffer register is used to set transmit data. Transmission is started when data is written to TXB6. This register can be read or written by an 8-bit memory manipulation instruction. RESET input sets this register to FFH.

- Cautions 1. Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.
 - 2. Do not refresh (write the same value to) TXB6 by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1).

(4) Transmit shift register 6 (TXS6)

This register transmits the data transferred from TXB6 from the TxD6 pin as serial data. Data is transferred from TXB6 immediately after TXB6 is written for the first transmission, or immediately before INTST6 occurs after one frame was transmitted for continuous transmission. Data is transferred from TXB6 and transmitted from the TxD6 pin at the falling edge of the base clock.

TXS6 cannot be directly manipulated by a program.

14.3 Registers Controlling Serial Interface UART6

Serial interface UART6 is controlled by the following nine registers.

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

(1) Asynchronous serial interface operation mode register 6 (ASIM6)

This 8-bit register controls the serial communication operations of serial interface UART6. This register can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets this register to 01H.

Figure 14-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (1/2)

Address: FF50H After reset: 01H R/W Symbol <7> <6> <5> 4 3

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
0 ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .
1 ^{Note 3}	Enables operation of the internal operation clock

TXE6	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).
1	Enables transmission

- Notes 1. The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to the high level when POWER6 = 0.
 - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.
 - 3. Operation of the 8-bit counter output is enabled at the second base clock after 1 is written to the POWER6 bit.

Remark ASIM6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).
1	Enables reception

Figure 14-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (2/2)

PS61	PS60	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity ^{Note}
1	0	Outputs odd parity.	Judges as odd parity.
1	1	Outputs even parity.	Judges as even parity.

CL6	Specifies character length of transmit/receive data			
0	Character length of data = 7 bits			
1	Character length of data = 8 bits			

SL6	Specifies number of stop bits of transmit data
0	Number of stop bits = 1
1	Number of stop bits = 2

ISRM6	Enables/disables occurrence of reception completion interrupt in case of error
0	"INTSRE6" occurs in case of error (at this time, INTSR6 does not occur).
1	"INTSR6" occurs in case of error (at this time, INTSRE6 does not occur).

- **Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE6) of asynchronous serial interface reception error status register 6 (ASIS6) is not set and the error interrupt does not occur.
- Cautions 1. At startup, set POWER6 to 1 and then set TXE6 to 1. To stop the operation, clear TXE6 to 0, and then clear POWER6 to 0.
 - 2. At startup, set POWER6 to 1 and then set RXE6 to 1. To stop the operation, clear RXE6 to 0, and then clear POWER6 to 0.
 - 3. Set POWER6 to 1 and then set RXE6 to 1 while a high level is input to the RxD6 pin. If POWER6 is set to 1 and RXE6 is set to 1 while a low level is input, reception is started.
 - 4. Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.
 - 5. Fix the PS61 and PS60 bits to 0 when mounting the device on LIN.
 - 6. Make sure that TXE6 = 0 when rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.
 - 7. Make sure that RXE6 = 0 when rewriting the ISRM6 bit.

(2) Asynchronous serial interface reception error status register 6 (ASIS6)

This register indicates an error status on completion of reception by serial interface UART6. It includes three error flag bits (PE6, FE6, OVE6).

This register is read-only by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H if bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 0. 00H is read when this register is read.

Figure 14-6. Format of Asynchronous Serial Interface Reception Error Status Register 6 (ASIS6)

Address: FF53H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS6	0	0	0	0	0	PE6	FE6	OVE6

PE6	Status flag indicating parity error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If the parity of transmit data does not match the parity bit on completion of reception

FE6	Status flag indicating framing error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If the stop bit is not detected on completion of reception

OVE6	Status flag indicating overrun error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If receive data is set to the RXB6 register and the next reception operation is completed before the data is read.

- Cautions 1. The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).
 - 2. The first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.
 - 3. If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.
 - 4. If data is read from ASIS6, a wait cycle is generated. Do not read data from ASIS6 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

(3) Asynchronous serial interface transmission status register 6 (ASIF6)

This register indicates the status of transmission by serial interface UART6. It includes two status flag bits (TXBF6 and TXSF6).

Transmission can be continued without disruption even during an interrupt period, by writing the next data to the TXB6 register after data has been transferred from the TXB6 register to the TXS6 register.

This register is read-only by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H if bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 0.

Figure 14-7. Format of Asynchronous Serial Interface Transmission Status Register 6 (ASIF6)

Address: FF55H After reset: 00H R

Symbol	

Symbol	7	6	5	4	3	2	1	0
ASIF6	0	0	0	0	0	0	TXBF6	TXSF6

	TXBF6	F6 Transmit buffer data flag							
ſ	0	If POWER6 = 0 or TXE6 = 0, or if data is transferred to transmit shift register 6 (TXS6)							
	1	If data is written to transmit buffer register 6 (TXB6) (if data exists in TXB6)							

TXSF6	Transmit shift register data flag
0	If POWER6 = 0 or TXE6 = 0, or if the next data is not transferred from transmit buffer register 6 (TXB6) after completion of transfer
1	If data is transferred from transmit buffer register 6 (TXB6) (if data transmission is in progress)

- Cautions 1. To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.
 - 2. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.

(4) Clock selection register 6 (CKSR6)

This register selects the base clock of serial interface UART6. CKSR6 can be set by an 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Remark CKSR6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 14-8. Format of Clock Selection Register 6 (CKSR6)

Address: FF56H After reset: 00H R/W

Symbol	7	6	5	5 4		3 2		1 0	
CKSR6	0	0	0	0	TPS63	TPS62	TPS61	TPS60	

TPS63	TPS62	TPS61	TPS60		Base clock (fxCLK6) selection					
					f _{PRS} = 2 MHz	fprs = 5 MHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz		
0	0	0	0	fprs	2 MHz	5 MHz	10 MHz	20 MHz		
0	0	0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz		
0	0	1	0	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz		
0	0	1	1	fprs/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz		
0	1	0	0	fprs/2 ⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz		
0	1	0	1	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz		
0	1	1	0	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz		
0	1	1	1	fprs/2 ⁷	15.625 kHz	39.06 kHz	78.13 kHz	156.25 kHz		
1	0	0	0	fprs/2 ⁸	7.813 kHz	19.53 kHz	39.06 kHz	78.13 kHz		
1	0	0	1	fprs/2 ⁹	3.906 kHz	9.77 kHz	19.53 kHz	39.06 kHz		
1	0	1	0	fprs/2 ¹⁰	1.953 kHz	4.88 kHz	9.77 kHz	19.53 kHz		
1	0	1	1	TM50 output ^{Note}						
	Other that	an above		Setting prohibited						

Note the following points when selecting the TM50 output as the base clock.

- PWM mode (TMC506 = 1)
 Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.
- Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0) Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).

It is not necessary to enable the TO50 pin as a timer output pin in any mode.

Caution Make sure POWER6 = 0 when rewriting TPS63 to TPS60.

Remarks 1. fprs: Peripheral hardware clock oscillation frequency

 TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50

(5) Baud rate generator control register 6 (BRGC6)

This register sets the division value of the 8-bit counter of serial interface UART6. BRGC6 can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 14-9. Format of Baud Rate Generator Control Register 6 (BRGC6)

Address: FF57H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
BRGC6	MDL67	MDL66	MDL65	MDL64	MDL63	MDL62	MDL61	MDL60

MDL67	MDL66	MDL65	MDL64	MDL63	MDL62	MDL61	MDL60	k	Output clock selection of 8-bit counter
0	0	0	0	0	×	×	×	×	Setting prohibited
0	0	0	0	1	0	0	0	8	fxclk6/8
0	0	0	0	1	0	0	1	9	fxclк6/9
0	0	0	0	1	0	1	0	10	fxclk6/10
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	0	252	fxclк6/252
1	1	1	1	1	1	0	1	253	fxclк6/253
1	1	1	1	1	1	1	0	254	fxclк6/254
1	1	1	1	1	1	1	1	255	fxclк6/255

- Cautions 1. Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.
 - 2. The baud rate is the output clock of the 8-bit counter divided by 2.
- Remarks 1. fxclk6: Frequency of base clock selected by the TPS63 to TPS60 bits of CKSR6 register
 - **2.** k: Value set by MDL67 to MDL60 bits (k = 8, 9, 10, ..., 255)
 - 3. \times : Don't care

Remark BRGC6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

(6) Asynchronous serial interface control register 6 (ASICL6)

This register controls the serial communication operations of serial interface UART6. ASICL6 can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets this register to 16H.

Caution ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1). However, do not set both SBRT6 and SBTT6 to 1 by a refresh operation during SBF reception (SBRT6 = 1) or SBF transmission (until INTST6 occurs since SBTT6 has been set (1)), because it may re-trigger SBF reception or SBF transmission.

Figure 14-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6) (1/2)

Address: FF58H After reset: 16H R/W^{Note}

Symbol	<7>	<6>	5	4	3	2	1	0
ASICL6	SBRF6	SBRT6	SBTT6	SBL62	SBL61	SBL60	DIR6	TXDLV6

SBRF6	SBF reception status flag					
0	If POWER6 = 0 and RXE6 = 0 or if SBF reception has been completed correctly					
1	SBF reception in progress					

SBRT6	SBF reception trigger
0	_
1	SBF reception trigger

SBTT6	SBF transmission trigger
0	_
1	SBF transmission trigger

Note Bit 7 is read-only.

SBL62	SBL61	SBL60	SBF transmission output width control		
1	0	1	SBF is output with 13-bit length.		
1	1	0	SBF is output with 14-bit length.		
1	1	1	SBF is output with 15-bit length.		
0	0	0	SBF is output with 16-bit length.		
0	0	1	SBF is output with 17-bit length.		
0	1	0	SBF is output with 18-bit length.		
0	1	1	SBF is output with 19-bit length.		
1	0	0	SBF is output with 20-bit length.		

Figure 14-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6) (2/2)

DIR	6	First-bit specification
0		MSB
1		LSB

TXDLV6	Enables/disables inverting TxD6 output					
0	Normal output of TxD6					
1	Inverted output of TxD6					

- ★ Cautions 1. In the case of an SBF reception error, the mode returns to the SBF reception mode. The status of the SBRF6 flag is held (1).
 - Before setting the SBRT6 bit, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1. After setting the SBRT6 bit to 1, do not clear it to 0 before SBF reception is completed (before an interrupt request signal is generated).
 - 3. The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.
 - 4. Before setting the SBTT6 bit to 1, make sure that bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 =
 1. After setting the SBTT6 bit to 1, do not clear it to 0 before SBF transmission is completed (before an interrupt request signal is generated).
 - 5. The read value of the SBTT6 bit is always 0. SBTT6 is automatically cleared to 0 at the end of SBF transmission.
 - 6. Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.

*


308

(7) Input switch control register (ISC)

The input switch control register (ISC) is used to receive a status signal transmitted from the master during LIN (Local Interconnect Network) reception. The input source is switched by setting ISC. This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 14-11. Format of Input Switch Control Register (ISC)



ISC1	TI000 input source selection
0	TI000 (P00)
1	RxD6 (P14)

ISC0	INTP0 input source selection
0	INTP0 (P120)
1	RxD6 (P14)

(8) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P13/TxD6 pin for serial interface data output, clear PM13 to 0 and set the output latch of P13 to 1.

When using the P14/RxD6 pin for serial interface data input, set PM14 to 1. The output latch of P14 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 14-12. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)					
0	Output mode (output buffer on)					
1	Input mode (output buffer off)					

14.4 Operation of Serial Interface UART6

Serial interface UART6 has the following two modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode

14.4.1 Operation stop mode

In this mode, serial communication cannot be executed; therefore, the power consumption can be reduced. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER6, TXE6, and RXE6) of ASIM6 to 0.

(1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 6 (ASIM6). ASIM6 can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets this register to 01H.

Address: FF50H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
0 ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .

TXE6	Enables/disables transmission
0	Disables transmission operation (synchronously resets the transmission circuit).

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

- **Notes 1.** The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to high level when POWER6 = 0.
 - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.

Caution Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to set the operation stop mode. To start the operation, set POWER6 to 1, and then set TXE6 and RXE6 to 1.

Remark To use the RxD6/P14 and TxD6/P13 pins as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS.

14.4.2 Asynchronous serial interface (UART) mode

In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

(1) Registers used

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the CKSR6 register (see Figure 14-8).
- <2> Set the BRGC6 register (see Figure 14-9).
- <3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 14-5).
- <4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 14-10).
- <5> Set bit 7 (POWER6) of the ASIM6 register to 1.
- <6> Set bit 6 (TXE6) of the ASIM6 register to 1. \rightarrow Transmission is enabled. Set bit 5 (RXE6) of the ASIM6 register to 1. \rightarrow Reception is enabled.
- <7> Write data to transmit buffer register 6 (TXB6). \rightarrow Data transmission is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

POWER6	TXE6	RXE6	PM13	P13	PM14	P14	UART6	Pin Fu	inction
							Operation	TxD6/P13	RxD6/P14
0	0	0	$\times^{^{\sf Note}}$	$\times^{^{\sf Note}}$	$\times^{^{\sf Note}}$	$\times^{^{\sf Note}}$	Stop	P13	P14
1	0	1	$\times^{^{\rm Note}}$	$\times^{^{\rm Note}}$	1	×	Reception	P13	RxD6
	1	0	0	1	$\times^{^{\rm Note}}$	$\times^{^{\sf Note}}$	Transmission	TxD6	P14
	1	1	0	1	1	×	Transmission/ reception	TxD6	RxD6

 Table 14-2.
 Relationship Between Register Settings and Pins

Note Can be set as port function.

Remark	×:	don't care

POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

TXE6: Bit 6 of ASIM6

RXE6: Bit 5 of ASIM6

PM1×: Port mode register

P1×: Port output latch


(2) Communication operation

(a) Format and waveform example of normal transmit/receive data


Figures 14-13 and 14-14 show the format and waveform example of the normal transmit/receive data.

Figure 14-13. Format of Normal UART Transmit/Receive Data

1. LSB-first transmission/reception



2. MSB-first transmission/reception



One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits


The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 6 (ASIM6).

Whether data is communicated with the LSB or MSB first is specified by bit 1 (DIR6) of asynchronous serial interface control register 6 (ASICL6).


Whether the TxD6 pin outputs normal or inverted data is specified by bit 0 (TXDLV6) of ASICL6.

Figure 14-14. Example of Normal UART Transmit/Receive Data Waveform

1. Data length: 8 bits, LSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



2. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



3. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H, TxD6 pin inverted output

4				— 1 da	ta frame					•
Start	D7	D6	D5	D4	D3	D2	D1	D0	Parity	Stop

4. Data length: 7 bits, LSB first, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H

				— 1 da	ta frame -					
Start	D0	D1	D2	D3	D4	D5	D6	Parity	Stop	Stop

5. Data length: 8 bits, LSB first, Parity: None, Stop bit: 1 bit, Communication data: 87H

-				—— 1 da	ta frame					
Start	D0	D1	D2	D3	D4	D5	D6	D7	Stop	

(b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

Caution Fix the PS61 and PS60 bits to 0 when the device is incorporated in LIN.

(i) Even parity

Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1 If transmit data has an even number of bits that are "1": 0

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

(ii) Odd parity

Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0 If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

(iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data.

The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

(iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

(c) Normal transmission


The TxD6 pin outputs a high level when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1. If bit 6 (TXE6) of ASIM6 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit buffer register 6 (TXB6). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the data in TXB6 is transferred to transmit shift register 6 (TXS6). After that, the data is sequentially output from TXS6 to the TxD6 pin. When transmission is completed, the parity and stop bits set by ASIM6 are appended and a transmission completion interrupt request (INTST6) is generated. Transmission is stopped until the data to be transmitted next is written to TXB6.


Figure 14-15 shows the timing of the transmission completion interrupt request (INTST6). This interrupt occurs as soon as the last stop bit has been output.

Figure 14-15. Normal Transmission Completion Interrupt Request Timing

1. Stop bit length: 1



2. Stop bit length: 2



(d) Continuous transmission

The next transmit data can be written to transmit buffer register 6 (TXB6) as soon as transmit shift register 6 (TXS6) has started its shift operation. Consequently, even while the INTST6 interrupt is being serviced after transmission of one data frame, data can be continuously transmitted and an efficient communication rate can be realized. In addition, the TXB6 register can be efficiently written twice (2 bytes) without having to wait for the transmission time of one data frame, by reading bit 0 (TXSF6) of asynchronous serial interface transmission status register 6 (ASIF6) when the transmission completion interrupt has occurred.

To transmit data continuously, be sure to reference the ASIF6 register to check the transmission status and whether the TXB6 register can be written, and then write the data.

- Cautions 1. The TXBF6 and TXSF6 flags of the ASIF6 register change from "10" to "11", and to "01" during continuous transmission. To check the status, therefore, do not use a combination of the TXBF6 and TXSF6 flags for judgment. Read only the TXBF6 flag when executing continuous transmission.
 - When the device is incorporated in a LIN, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).

TXBF6	Writing to TXB6 Register
0	Writing enabled
1	Writing disabled


Caution To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.

The communication status can be checked using the TXSF6 flag.

TXSF6	Transmission Status
0	Transmission is completed.
1	Transmission is in progress.

- Cautions 1. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.
 - 2. During continuous transmission, an overrun error may occur, which means that the next transmission was completed before execution of INTST6 interrupt servicing after transmission of one data frame. An overrun error can be detected by developing a program that can count the number of transmit data and by referencing the TXSF6 flag.

Figure 14-16 shows an example of the continuous transmission processing flow.








Figure 14-17 shows the timing of starting continuous transmission, and Figure 14-18 shows the timing of ending continuous transmission.




Figure 14-17. Timing of Starting Continuous Transmission

Note When ASIF6 is read, there is a period in which TXBF6 and TXSF6 = 1, 1. Therefore, judge whether writing is enabled using only the TXBF6 bit.

Remark TxD6: TxD6 pin (output)

- INTST6: Interrupt request signal
- TXB6: Transmit buffer register 6
- TXS6: Transmit shift register 6
- ASIF6: Asynchronous serial interface transmission status register 6
- TXBF6: Bit 1 of ASIF6
- TXSF6: Bit 0 of ASIF6




Figure 14-18. Timing of Ending Continuous Transmission

emark	TxD6:	TxD6 pin (output)
	INTST6:	Interrupt request signal
	TXB6:	Transmit buffer register 6
	TXS6:	Transmit shift register 6
	ASIF6:	Asynchronous serial interface transmission status register 6
	TXBF6:	Bit 1 of ASIF6
	TXSF6:	Bit 0 of ASIF6
	POWER6:	Bit 7 of asynchronous serial interface operation mode register (ASIM6)
	TXE6:	Bit 6 of asynchronous serial interface operation mode register (ASIM6)

(e) Normal reception

Reception is enabled and the RxD6 pin input is sampled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1.

The 8-bit counter of the baud rate generator starts counting when the falling edge of the RxD6 pin input is detected. When the set value of baud rate generator control register 6 (BRGC6) has been counted, the RxD6 pin input is sampled again (\bigtriangledown in Figure 14-19). If the RxD6 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in the receive shift register (RXS6) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR6) is generated and the data of RXS6 is written to receive buffer register 6 (RXB6). If an overrun error (OVE6) occurs, however, the receive data is not written to RXB6.

Even if a parity error (PE6) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an error interrupt (INTSR6/INTSRE6) is generated on completion of reception.

	\bigtriangledown										1		
RxD6 (input)	Start	D0	D1	D2	D3	D4	D5	D6	D7	Parity	Sto	p	
INTSR6												1	
RXB6													_

Figure 14-19. Reception Completion Interrupt Request Timing

- Cautions 1. Be sure to read receive buffer register 6 (RXB6) even if a reception error occurs. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
 - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
 - 3. Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.

(f) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 6 (ASIS6) is set as a result of data reception, a reception error interrupt request (INTSR6/INTSRE6) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS6 in the reception error interrupt servicing (INTSR6/INTSRE6) (see **Figure 14-6**).

The contents of ASIS6 are reset to 0 when ASIS6 is read.

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 6 (RXB6).

Table 14-3. Cause of Reception Error

The error interrupt can be separated into reception completion interrupt (INTSR6) and error interrupt (INTSRE6) by clearing bit 0 (ISRM6) of asynchronous serial interface operation mode register 6 (ASIM6) to 0.

Figure 14-20. Reception Error Interrupt

1. If ISRM6 is cleared to 0 (reception completion interrupt (INTSR6) and error interrupt (INTSRE6) are separated)

(a) No	error during reception	(b) Error during reception								
INTSR6		INTSR6								
INTSRE6		INTSRE6								
2. If ISRM6 i	s set to 1 (error interrupt is	s included in INTSR6)								
(a) No	error during reception	(b)	Error during reception							
INTSR6		INTSR6								
INTSRE6		INTSRE6								


(g) Noise filter of receive data

The RXD6 signal is sampled with the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 14-21, the internal processing of the reception operation is delayed by two clocks from the external signal status.






(h) SBF transmission

When the device is incorporated in LIN, the SBF (Synchronous Break Field) transmission control function is used for transmission. For the transmission operation of LIN, see **Figure 14-1** LIN Transmission **Operation**.

When bit 7 (POWER6) of asynchronous serial interface mode register 6 (ASIM6) is set to 1, the TxD6 pin outputs high level. Next, when bit 6 (TXE6) of ASIM6 is set to 1, the transmission enabled status is entered, and SBF transmission is started by setting bit 5 (SBTT6) of asynchronous serial interface control register 6 (ASICL6) to 1.

Thereafter, a low level of bits 13 to 20 (set by bits 4 to 2 (SBL62 to SBL60) of ASICL6) is output. Following the end of SBF transmission, the transmission completion interrupt request (INTST6) is generated and SBTT6 is automatically cleared. Thereafter, the normal transmission mode is restored.

Transmission is suspended until the data to be transmitted next is written to transmit buffer register 6 (TXB6), or until SBTT6 is set to 1.





INTST6: Transmission completion interrupt request

SBTT6: Bit 5 of asynchronous serial interface control register 6 (ASICL6)

(i) SBF reception

When the device is incorporated in LIN, the SBF (Synchronous Break Field) reception control function is used for reception. For the reception operation of LIN, see Figure 14-2 LIN Reception Operation.

Reception is enabled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1. SBF reception is enabled when bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6) is set to 1. In the SBF reception enabled status, the RxD6 pin is sampled and the start bit is detected in the same manner as the normal reception enable status.

When the start bit has been detected, reception is started, and serial data is sequentially stored in the receive shift register 6 (RXS6) at the set baud rate. When the stop bit is received and if the width of SBF is 11 bits or more, a reception completion interrupt request (INTSR6) is generated as normal processing. At this time, the SBRF6 and SBRT6 bits are automatically cleared, and SBF reception ends. Detection of errors, such as OVE6, PE6, and FE6 (bits 0 to 2 of asynchronous serial interface reception error status register 6 (ASIS6)) is suppressed, and error detection processing of UART communication is not performed. In addition, data transfer between receive shift register 6 (RXS6) and receive buffer register 6 (RXB6) is not performed, and the reset value of FFH is retained. If the width of SBF is 10 bits or less, an interrupt does not occur as error processing after the stop bit has been received, and the SBF reception mode is restored. In this case, the SBRF6 and SBRT6 bits are not cleared.

Figure 14-23. SBF Reception

1. Normal SBF reception (stop bit is detected with a width of more than 10.5 bits)

2. SBF reception error (stop bit is detected with a width of 10.5 bits or less)

RxD6	1	 2	3	4	5	6	1	7	 8	 9	 10	
SBRT6 /SBRF6												
INTSR6 <u>"0"</u>												

Remark	RxD6:	RxD6 pin (input)
	SBRT6:	Bit 6 of asynchronous serial interface control register 6 (ASICL6)
	SBRF6:	Bit 7 of ASICL6
	INTSR6:	Reception completion interrupt request

14.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and an 8-bit programmable counter, and generates a serial clock for transmission/reception of UART6.

Separate 8-bit counters are provided for transmission and reception.

(1) Configuration of baud rate generator

Base clock

The clock selected by bits 3 to 0 (TPS63 to TPS60) of clock selection register 6 (CKSR6) is supplied to each module when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is 1. This clock is called the base clock and its frequency is called f_{XCLK6} . The base clock is fixed to low level when POWER6 = 0.

• Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when POWER6 = 1 and TXE6 = 1.

The counter is cleared to 0 when the first data transmitted is written to transmit buffer register 6 (TXB6).

If data are continuously transmitted, the counter is cleared to 0 again when one frame of data has been completely transmitted. If there is no data to be transmitted next, the counter is not cleared to 0 and continues counting until POWER6 or TXE6 is cleared to 0.

Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 5 (RXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.




Figure 14-24. Configuration of Baud Rate Generator

Remark POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

- TXE6: Bit 6 of ASIM6
- RXE6: Bit 5 of ASIM6

CKSR6: Clock selection register 6

BRGC6: Baud rate generator control register 6

(2) Generation of serial clock

A serial clock can be generated by using clock selection register 6 (CKSR6) and baud rate generator control register 6 (BRGC6).

Select the clock to be input to the 8-bit counter by using bits 3 to 0 (TPS63 to TPS60) of CKSR6.

Bits 7 to 0 (MDL67 to MDL60) of BRGC6 can be used to select the division value of the 8-bit counter.

(a) Baud rate

The baud rate can be calculated by the following expression.

• Baud rate =
$$\frac{f_{XCLK6}}{2 \times k}$$
 [bps]

fxclk6: Frequency of base clock selected by TPS63 to TPS60 bits of CKSR6 register

k: Value set by MDL67 to MDL60 bits of BRGC6 register (k = 8, 9, 10, ..., 255)

(b) Error of baud rate

The baud rate error can be calculated by the following expression.

• Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100 [\%]$$

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
 - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.
 - Example: Frequency of base clock = 10 MHz = 10,000,000 Hz Set value of MDL67 to MDL60 bits of BRGC6 register = 00100001B (k = 33) Target baud rate = 153600 bps

Error = (151515/153600 - 1) × 100 = -1.357 [%]

(3) Example of setting baud rate

Baud	fprs = 2.0 MHz fprs = 5.0 MH			= 5.0 MHz		fprs = 10.0 MHz				fprs = 20.0 MHz						
Rate [bps]	TPS01, TPS00	k	Calculated Value	ERR [%]	TPS01, TPS00	k	Calculated Value	ERR [%]	TPS01, TPS00	k	Calculated Value	ERR [%]	TPS01, TPS00	k	Calculated Value	ERR [%]
300	8H	13	301	0.16	7H	65	301	0.16	8H	65	301	0.16	9H	65	301	0.16
600	7H	13	601	0.16	6H	65	601	0.16	7H	65	601	0.16	8H	65	601	0.16
1200	6H	13	1202	0.16	5H	65	1202	0.16	6H	65	1202	0.16	7H	65	1202	0.16
2400	5H	13	2404	0.16	4H	65	2404	0.16	5H	65	2404	0.16	6H	65	2404	0.16
4800	4H	13	4808	0.16	ЗH	65	4808	0.16	4H	65	4808	0.16	5H	65	4808	0.16
9600	ЗH	13	9615	0.16	2H	65	9615	0.16	ЗH	65	9615	0.16	4H	65	9615	0.16
19200	2H	13	19231	0.16	1H	65	19231	0.16	2H	65	19231	0.16	ЗH	65	19231	0.16
24000	1H	21	23810	-0.79	ЗH	13	24038	0.16	4H	13	24038	0.16	5H	13	24038	0.16
31250	1H	4	31250	0	4H	5	31250	0	5H	5	31250	0	6H	5	31250	0
38400	1H	13	38462	0.16	ОH	65	38462	0.16	1H	65	38462	0.16	2H	65	38462	0.16
48000	0H	21	47619	-0.79	2H	13	48077	0.16	ЗH	13	48077	0.16	4H	13	48077	0.16
76800	0H	13	76923	0.16	0H	33	75758	-1.36	0H	65	76923	0.16	1H	65	76923	0.16
115200	0H	9	111111	-3.55	1H	11	113636	-1.36	он	43	116279	0.94	0H	87	114943	-0.22
153600	_	-	-	_	1H	8	156250	1.73	0H	33	151515	-1.36	1H	33	151515	-1.36
312500	_	-	_	_	0H	8	312500	0	1H	8	312500	0	2H	8	312500	0

Peripheral hardware clock oscillation frequency

Table 14-4. Set Data of Baud Rate Generator

Remark TPS63 to TPS60: Bits 3 to 0 of clock selection register 6 (CKSR6) (setting of base clock (fxcLK6))

k:

Value set by MDL67 to MDL60 bits of baud rate generator control register 6 (BRGC6) (k = 8, 9, 10, ..., 255)


fprs: ERR:


Baud rate error

(4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 14-25, the latch timing of the receive data is determined by the counter set by baud rate generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$

Brate:Baud rate of UART6k:Set value of BRGC6FL:1-bit data lengthMargin of latch timing: 2 clocks

Minimum permissible data frame length: FLmin = $11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k+2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART6 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


Remarks 1. The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC6

(5) Data frame length during continuous transmission

When data is continuously transmitted, the data frame length from a stop bit to the next start bit is extended by two clocks of base clock from the normal value. However, the result of communication is not affected because the timing is initialized on the reception side when the start bit is detected.

Figure 14-26. Data Frame Length During Continuous Transmission



Where the 1-bit data length is FL, the stop bit length is FLstp, and base clock frequency is fxcLK6, the following expression is satisfied.

FLstp = FL + 2/fxclk6

Therefore, the data frame length during continuous transmission is:

Data frame length = $11 \times FL + 2/f_{XCLK6}$

CHAPTER 15 SERIAL INTERFACES CSI10 AND CSI11

The μ PD78F0531, 78F0532, and 78F0533 incorporate serial interface CSI10, and the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D incorporate serial interfaces CSI10 and CSI11.

15.1 Functions of Serial Interfaces CSI10 and CSI11

Serial interfaces CSI10 and CSI11 have the following two modes.

- Operation stop mode
- 3-wire serial I/O mode

(1) Operation stop mode

This mode is used when serial communication is not performed and can enable a reduction in the power consumption.

For details, see 15.4.1 Operation stop mode.

(2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCK1n) and two serial data lines (SI1n and SO1n).

The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated with the MSB or LSB first can be specified, so this interface can be connected to any device.

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.

For details, see 15.4.2 3-wire serial I/O mode.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

15.2 Configuration of Serial Interfaces CSI10 and CSI11


Serial interfaces CSI10 and CSI11 include the following hardware.


Table 15-1.	Configuration	of Serial Interfac	es CSI10 and CSI11
-------------	---------------	--------------------	--------------------

Item	Configuration
Registers	Transmit buffer register 1n (SOTB1n) Serial I/O shift register 1n (SIO1n)
Control registers	Serial operation mode register 1n (CSIM1n) Serial clock selection register 1n (CSIC1n) Port mode register 0 (PM0) or port mode register 1 (PM1) Port register 0 (P0) or port register 1 (P1)

Remark n = 0: µPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D








Figure 15-2. Block Diagram of Serial Interface CSI11 (*µ*PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D Only)

(1) Transmit buffer register 1n (SOTB1n)

This register sets the transmit data.

Transmission/reception is started by writing data to SOTB1n when bit 7 (CSIE1n) and bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 1.

The data written to SOTB1n is converted from parallel data into serial data by serial I/O shift register 1n, and output to the serial output pin (SO1n).

SOTB1n can be written or read by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Cautions 1. Do not access SOTB1n when CSOT1n = 1 (during serial communication).

2. The SSI11 pin can be used in the slave mode. For details of the transmission/reception operation, see 15.4.2 (2) Communication operation.

(2) Serial I/O shift register 1n (SIO1n)

This is an 8-bit register that converts data from parallel data into serial data and vice versa.

This register can be read by an 8-bit memory manipulation instruction.

Reception is started by reading data from SIO1n if bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 0.

During reception, the data is read from the serial input pin (SI1n) to SIO1n. RESET input clears this register to 00H.

Cautions 1. Do not access SIO1n when CSOT1n = 1 (during serial communication).

2. The SSI11 pin can be used in the slave mode. For details of the reception operation, see 15.4.2 (2) Communication operation.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

15.3 Registers Controlling Serial Interfaces CSI10 and CSI11

Serial interfaces CSI10 and CSI11 are controlled by the following four registers.

- Serial operation mode register 1n (CSIM1n)
- Serial clock selection register 1n (CSIC1n)
- Port mode register 0 (PM0) or port mode register 1 (PM1)
- Port register 0 (P0) or port register 1 (P1)

(1) Serial operation mode register 1n (CSIM1n)

CSIM1n is used to select the operation mode and enable or disable operation. CSIM1n can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 15-3. Format of Serial Operation Mode Register 10 (CSIM10)

Address: FF80H After reset: 00H R/WNote 1

Symbol	<7>	6	5	4	3	2	1	0	_
CSIM10	CSIE10	TRMD10	0	DIR10	0	0	0	CSOT10	

CSIE10	Operation control in 3-wire serial I/O mode
0	Disables operation ^{Note 2} and asynchronously resets the internal circuit ^{Note 3} .
1	Enables operation

TRMD10 ^{Note 4}	Transmit/receive mode control						
O ^{Note 5}	Receive mode (transmission disabled).						
1	Transmit/receive mode						

DIR10 ^{Note 6}	First bit specification
0	MSB
1	LSB

CSOT10	Communication status flag
0	Communication is stopped.
1	Communication is in progress.

Notes 1. Bit 0 is a read-only bit.

- 2. When using P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS, Caution 2 of Figure 15-5, and Table 15-2.
- 3. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
- **4.** Do not rewrite TRMD10 when CSOT10 = 1 (during serial communication).
- 5. The SO10 output is fixed to the low level when TRMD10 is 0. Reception is started when data is read from SIO10.
- 6. Do not rewrite DIR10 when CSOT10 = 1 (during serial communication).

Caution Be sure to clear bit 5 to 0.

Figure 15-4. Format of Serial Operation Mode Register 11 (CSIM11)

Address: FF88H After reset: 00H R/WNote1

Symbol	<7>	6	5	4	3	2	1	0
CSIM11	CSIE11	TRMD11	SSE11	DIR11	0	0	0	CSOT11

CSIE11	Operation control in 3-wire serial I/O mode
0	Disables operation ^{Note 2} and asynchronously resets the internal circuit ^{Note 3} .
1	Enables operation

TRMD11 ^{Note 4}	Transmit/receive mode control					
0 ^{Note 5}	eceive mode (transmission disabled).					
1	Transmit/receive mode					

SSE11 ^{Notes 6, 7}	SSI11 pin use selection
0	SSI11 pin is not used
1	SSI11 pin is used

DIR11 ^{Note 8}	First bit specification
0	MSB
1	LSB

CSOT11	Communication status flag					
0	ommunication is stopped.					
1	Communication is in progress.					

Notes 1. Bit 0 is a read-only bit.

- 2. When using P02/SO11, P03/SI11, P04/SCK11, and P05/SSI11/TI001 as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS, Caution 2 of Figure 15-6, and Table 15-2.
- 3. Bit 0 (CSOT11) of CSIM11 and serial I/O shift register 11 (SIO11) are reset.
- **4.** Do not rewrite TRMD11 when CSOT11 = 1 (during serial communication).
- 5. The SO11 output is fixed to the low level when TRMD11 is 0. Reception is started when data is read from SIO11.
- 6. Do not rewrite SSE11 when CSOT11 = 1 (during serial communication).
- 7. Before setting this bit to 1, fix the $\overline{SSI11}$ pin input level to 0 or 1.
- 8. Do not rewrite DIR11 when CSOT11 = 1 (during serial communication).

(2) Serial clock selection register 1n (CSIC1n)

This register specifies the timing of the data transmission/reception and sets the serial clock. CSIC1n can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Remark n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 15-5. Format of Serial Clock Selection Register 10 (CSIC10)

Address: FF81H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CSIC10	0	0	0	CKP10	DAP10	CKS102	CKS101	CKS100

CKP10	DAP10	Specification of data transmission/reception timing	Туре
0	0	SCK10 SO10 D5 D4 D10 SI10 input timing	1
0	1	SCK10 SO10 XD7XD6XD5XD4XD3XD2XD1XD0 SI10 input timing	2
1	0	SCK10 SO10 SO10 SI10 input timing	3
1	1	SCK10 SO10 XD7XD6XD5XD4XD3XD2XD1XD0 SI10 input timing	4

CKS102	CKS101	CKS100		CSI10 serial clock selection					
				fprs = 2 MHz	f _{PRS} = 5 MHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz		
0	0	0	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz	Master mode	
0	0	1	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz		
0	1	0	fprs/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz		
0	1	1	fprs/24	125 kHz	312.5 kHz	625 kHz	1.25 MHz		
1	0	0	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz		
1	0	1	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz		
1	1	0	fprs/27	15.63 kHz	39.06 kHz	78.13 kHz	156.25 kHz		
1	1	1	Externa	External clock input to SCK10					

Cautions 1. Do not write to CSIC10 while CSIE10 = 1 (operation enabled).

- 2. Clear CKP10 to 0 to use P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 as general-purpose port pins.
- 3. The phase type of the data clock is type 1 after reset.
- **Remark** fprs: Peripheral hardware clock oscillation frequency

Figure 15-6. Format of Serial Clock Selection Register 11 (CSIC11)

Address: FF89H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CSIC11	0	0	0	CKP11	DAP11	CKS112	CKS111	CKS110

CKP11	DAP11	Specification of data transmission/reception timing	Туре
0	0	SCK11 SO11 SO11 SI11 input timing	1
0	1	SCK11 SO11 XD7XD6XD5XD4XD3XD2XD1XD0 SI11 input timing	2
1	0	SCK11 SO11 SO11 SI11 input timing	3
1	1	SCK11 SO11 XD7XD6XD5XD4XD3XD2XD1XD0 SI11 input timing	4

ſ	CKS112	CKS111	CKS110		CSI11 serial clock selection				
					fprs = 2 MHz	fprs = 5 MHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz	
	0	0	0	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz	Master mode
	0	0	1	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	
	0	1	0	fprs/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	
	0	1	1	fprs/24	125 kHz	312.5 kHz	625 kHz	1.25 MHz	
	1	0	0	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz	
	1	0	1	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz	
	1	1	0	fprs/27	15.63 kHz	39.06 kHz	78.13 kHz	156.25 kHz	
	1	1	1	Externa	al clock input	to SCK11			Slave mode

Cautions 1. Do not write to CSIC11 while CSIE11 = 1 (operation enabled).

2. Clear CKP11 to 0 to use P02/SO11, P03/SI11, and P04/SCK11 as general-purpose port pins.

3. The phase type of the data clock is type 1 after reset.

Remark fprs: Peripheral hardware clock oscillation frequency

(3) Port mode registers 0 and 1 (PM0, PM1)

These registers set port 0 and 1 input/output in 1-bit units.

When using P10/SCK10 and P04/SCK11^{Note} as the clock output pins of the serial interface, clear PM10 and PM04 to 0, and set the output latches of P10 and P04 to 1.

When using P12/SO10 and P02/SO11^{Note} as the data output pins of the serial interface, clear PM12, PM02, and the output latches of P12 and P02 to 0.

When using P10/SCK10 and P04/SCK11^{Note} as the clock input pins of the serial interface, P11/SI10/RxD0 and P03/SI11^{Note} as the data input pins, and P05/SSI11^{Note}/TI001 as the chip select input pin, set PM10, PM04, PM11, PM03, and PM05 to 1. At this time, the output latches of P10, P04, P11, P03, and P05 may be 0 or 1.

PM0 and PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Note μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only

Figure 15-7. Format of Port Mode Register 0 (PM0)								
Address	Address: FF20H After reset: FFH R/W							
Symbol	7	6	5	4	3	2	1	0
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00

PM0n	P0n pin I/O mode selection (n = 0 to 6)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Figure 15-8. Format of Port Mode Register 1 (PM1)

Address	H Af	ter rese	t: FFH	R/W	1			
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

15.4 Operation of Serial Interfaces CSI10 and CSI11

Serial interfaces CSI10 and CSI11 can be used in the following two modes.

- Operation stop mode
- 3-wire serial I/O mode

15.4.1 Operation stop mode

Serial communication is not executed in this mode. Therefore, the power consumption can be reduced. In addition, the P10/SCK10/TxD0, P11/SI10/RxD0, P12/SO10, P02/SO11^{Note}, P03/SI11^{Note}, and P04/SCK11^{Note} pins can be used as ordinary I/O port pins in this mode.

Note μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only

(1) Register used

The operation stop mode is set by serial operation mode register 1n (CSIM1n). To set the operation stop mode, clear bit 7 (CSIE1n) of CSIM1n to 0.

(a) Serial operation mode register 1n (CSIM1n)


CSIM1n can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears CSIM1n to 00H.

Remark n = 0: *µ*PD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

• Serial operation mode register 10 (CSIM10)

Address: FF80H After reset: 00H R/W



CSIE10	Operation control in 3-wire serial I/O mode
0	Disables operation ^{Note 1} and asynchronously resets the internal circuit ^{Note 2} .

Notes 1. When using P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS, Caution 2 of Figure 15-5, and Table 15-2.

- 2. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
- Serial operation mode register 11 (CSIM11)

Address: FF88H After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
CSIM11	CSIE11	TRMD11	SSE11 DIR11		0	0	0	CSOT11

CSIE11	Operation control in 3-wire serial I/O mode
0	Disables operation ^{Note 1} and asynchronously resets the internal circuit ^{Note 2} .

Notes 1. When using P02/SO11, P03/SI11, P04/SCK11, and P05/SSI11/TI001 as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS, Caution 2 of Figure 15-6, and Table 15-2.

2. Bit 0 (CSOT11) of CSIM11 and serial I/O shift register 11 (SIO11) are reset.

15.4.2 3-wire serial I/O mode

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.

In this mode, communication is executed by using three lines: the serial clock (SCK1n), serial output (SO1n), and serial input (SI1n) lines.

(1) Registers used

- Serial operation mode register 1n (CSIM1n)
- Serial clock selection register 1n (CSIC1n)
- Port mode register 0 (PM0) or port mode register 1 (PM1)
- Port register 0 (P0) or port register 1 (P1)

The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.

- <1> Set the CSIC1n register (see Figures 15-5 and 15-6).
- <2> Set bits 0 and 4 to 6 (CSOT1n, DIR1n, SSE11 (serial interface CSI11 only), and TRMD1n) of the CSIM1n register (see Figures 15-3 and 15-4).
- <3> Set bit 7 (CSIE1n) of the CSIM1n register to 1. \rightarrow Transmission/reception is enabled.
- <4> Write data to transmit buffer register 1n (SOTB1n). → Data transmission/reception is started. Read data from serial I/O shift register 1n (SIO1n). → Data reception is started.
- Caution Take relationship with the other party of communication when setting the port mode register and port register.

Remark n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

The relationship between the register settings and pins is shown below.

Table 15-2. Relationship Between Register Settings and Pins (1/2)

(a) Serial interface CSI10

CSIE10	TRMD10	PM11	P11	PM12	P12	PM10	P10	CSI10	Pin Function		
								Operation	SI10/RxD0/ P11	SO10/P12	SCK10/ TxD0/P10
0	×	× ^{Note 1}	Stop	RxD0/P11	P12	TxD0/ P10 ^{Note 2}					
1	0	1	×	× ^{Note 1}	× ^{Note 1}	1	×	Slave reception ^{Note 3}	SI10	P12	SCK10 (input) ^{Note 3}
1	1	× ^{Note 1}	× ^{Note 1}	0	0	1	×	Slave transmission ^{Note 3}	RxD0/P11	SO10	SCK10 (input) ^{Note 3}
1	1	1	×	0	0	1	×	Slave transmission/ reception ^{Note 3}	SI10	SO10	SCK10 (input) ^{Note 3}
1	0	1	×	× ^{Note 1}	× ^{Note 1}	0	1	Master reception	SI10	P12	SCK10 (output)
1	1	× ^{Note 1}	× ^{Note 1}	0	0	0	1	Master transmission	RxD0/P11	SO10	SCK10 (output)
1	1	1	×	0	0	0	1	Master transmission/ reception	SI10	SO10	SCK10 (output)

Notes 1. Can be set as port function.

2. To use P10/SCK10/TxD0 as port pins, clear CKP10 to 0.

3. To use the slave mode, set CKS102, CKS101, and CKS100 to 1, 1, 1.

Remark	×:	don't care				
	CSIE10:	Bit 7 of serial operation mode register 10 (CSIM10)				
	TRMD10:	Bit 6 of CSIM10				
	CKP10:	Bit 4 of serial clock selection register 10 (CSIC10)				
	CKS102, CKS101, CKS100:	Bits 2 to 0 of CSIC10				
	PM1×:	Port mode register				
	P1×:	Port output latch				

CSIE11	TRMD11	SSE11	PM03	P03	PM02	P02	PM04	P04	PM05	P05	CSI11	Pin Function			
											Operation	SI11/ P03	SO11/ P02	SCK11/ P04	SSI11/ TI001/P05
0	×	×	× ^{Note 1}	$\times^{\rm Note 1}$	Stop	P03	P02	P04 ^{Note 2}	TI001/ P05						
1	0	0	1	×	× ^{Note 1}	× ^{Note 1}	1	×	× ^{Note 1}	× ^{Note 1}	Slave reception ^{Note 3}	SI11	P02	SCK11 (input)	TI001/ P05
		1							1	×				Note 3	SSI11
1	1	0	× ^{Note 1}	× ^{Note 1}	0	0	1	×	× ^{Note 1}	× ^{Note 1}	Slave transmission ^{Note 3}	P03	SO11	SCK11 (input)	TI001/ P05
		1							1	×				Note 3	SSI11
1	1	0	1	×	0	0	1	×	× ^{Note 1}	× ^{Note 1}	Slave transmission/	SI11	SO11	SCK11 (input)	TI001/ P05
		1							1	×	reception ^{Note 3}			Note 3	SSI11
1	0	0	1	×	× ^{Note 1}	× ^{Note 1}	0	1	× ^{Note 1}	$\times^{\rm Note \; 1}$	Master reception	SI11	P02	SCK11 (output)	TI001/ P05
1	1	0	× ^{Note 1}	× ^{Note 1}	0	0	0	1	× ^{Note 1}	× ^{Note 1}	Master transmission	P03	SO11	SCK11 (output)	TI001/ P05
1	1	0	1	×	0	0	0	1	× ^{Note 1}	× ^{Note 1}	Master transmission/ reception	SI11	SO11	SCK11 (output)	TI001/ P05

Table 15-2. Relationship Between Register Settings and Pins (2/2)

(b) Serial interface CSI11 (µPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only)

Notes 1. Can be set as port function.

- **2.** To use P04/SCK11 as port pins, clear CKP11 to 0.
- 3. To use the slave mode, set CKS112, CKS111, and CKS110 to 1, 1, 1.

Remark	\times :
--------	------------

CSIE11:	Bit 7 of serial operation mode register 11 (CSIM11)
TRMD11:	Bit 6 of CSIM11
CKP11:	Bit 4 of serial clock selection register 11 (CSIC11)
CKS112, CKS111, CKS110:	Bits 2 to 0 of CSIC11
PM0×:	Port mode register
P0×:	Port output latch

(2) Communication operation

In the 3-wire serial I/O mode, data is transmitted or received in 8-bit units. Each bit of the data is transmitted or received in synchronization with the serial clock.

Data can be transmitted or received if bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 1. Transmission/reception is started when a value is written to transmit buffer register 1n (SOTB1n). In addition, data can be received when bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 0.

Reception is started when data is read from serial I/O shift register 1n (SIO1n).

However, communication is performed as follows if bit 5 (SSE11) of CSIM11 is 1 when serial interface CSI11 is in the slave mode.

- <1> Low level input to the SSI11 pin
 - \rightarrow Transmission/reception is started when SOTB11 is written, or reception is started when SIO11 is read.
- <2> High level input to the $\overline{SSI11}$ pin
 - → Transmission/reception or reception is held, therefore, even if SOTB11 is written or SIO11 is read, transmission/reception or reception will not be started.
- <3> Data is written to SOTB11 or data is read from SIO11 while a high level is input to the SSI11 pin, then a low level is input to the SSI11 pin
 - \rightarrow Transmission/reception or reception is started.
- <4> A high level is input to the SSI11 pin during transmission/reception or reception
 - \rightarrow Transmission/reception or reception is suspended.

After communication has been started, bit 0 (CSOT1n) of CSIM1n is set to 1. When communication of 8-bit data has been completed, a communication completion interrupt request flag (CSIIF1n) is set, and CSOT1n is cleared to 0. Then the next communication is enabled.

- Cautions 1. Do not access the control register and data register when CSOT1n = 1 (during serial communication).
 - 2. When using serial interface CSI11, wait for the duration of at least one clock before the clock operation is started to change the level of the SSI11 pin in the slave mode; otherwise, malfunctioning may occur.
- **Remark** n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D





Figure 15-9. Timing in 3-Wire Serial I/O Mode (1/2)



- Note The SSE11 flag and SSI11 pin are available only for serial interface CSI11, and are used in the slave mode.
- **Remark** n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

⁵⁵H is written to SOTB1n.




Figure 15-9. Timing in 3-Wire Serial I/O Mode (2/2)


(2) Transmission/reception timing (Type 2; TRMD1n = 1, DIR1n = 0, CKP1n = 0, DAP1n = 1, SSE11 = 1^{NOTE})

Note The SSE11 flag and SSI11 pin are available only for serial interface CSI11, and are used in the slave mode.


Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Figure 15-10. Timing of Clock/Data Phase


(a) Type 1; CKP1n = 0, DAP1n = 0




(b) Type 2; CKP1n = 0, DAP1n = 1




(c) Type 3; CKP1n = 1, DAP1n = 0



(d) Type 4; CKP1n = 1, DAP1n = 1







(3) Timing of output to SO1n pin (first bit)

When communication is started, the value of transmit buffer register 1n (SOTB1n) is output from the SO1n pin. The output operation of the first bit at this time is described below.


Figure 15-11. Output Operation of First Bit






The first bit is directly latched by the SOTB1n register to the output latch at the falling (or rising) edge of $\overline{SCK1n}$, and output from the SO1n pin via an output selector. Then, the value of the SOTB1n register is transferred to the SIO1n register at the next rising (or falling) edge of $\overline{SCK1n}$, and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO1n register via the SI1n pin.

The second and subsequent bits are latched by the SIO1n register to the output latch at the next falling (or rising) edge of SCK1n, and the data is output from the SO1n pin.





The first bit is directly latched by the SOTB1n register at the falling edge of the write signal of the SOTB1n register or the read signal of the SIO1n register, and output from the SO1n pin via an output selector. Then, the value of the SOTB1n register is transferred to the SIO1n register at the next falling (or rising) edge of SCK1n, and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO1n register via the SI1n pin. The second and subsequent bits are latched by the SIO1n register to the output latch at the next rising (or falling) edge of SCK1n, and the data is output from the SO1n pin.


Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

(4) Output value of SO1n pin (last bit)


After communication has been completed, the SO1n pin holds the output value of the last bit.

Figure 15-12. Output Value of SO1n Pin (Last Bit)





(2) Type 2; when CKP1n = 0 and DAP1n = 1 (or CKP1n = 1, DAP1n = 1)



Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

(5) SO1n output

The status of the SO1n output is as follows if bit 7 (CSIE1n) of serial operation mode register 1n (CSIM1n) is cleared to 0.

TRMD1n	DAP1n	DIR1n	SO1n Output ^{Note 1}	
$TRMD1n = 0^{Note 2}$	-	-	Outputs low level ^{Note 2}	
TRMD1n = 1	DAP1n = 0	-	Value of SO1n latch (low-level output)	
	DAP1n = 1	DIR1n = 0	Value of bit 7 of SOTB1n	
		DIR1n = 1	Value of bit 0 of SOTB1n	

Table 15-3. SO1n Output Status

- **Notes 1.** The actual output of the SO10/P12 or SO11/P02 pin is determined according to PM12 and P12 or PM02 and P02, as well as the SO1n output.
 - 2. Status after reset

Caution If a value is written to TRMD1n, DAP1n, and DIR1n, the output value of SO1n changes.

Remark n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

CHAPTER 16 SERIAL INTERFACE IICO

16.1 Functions of Serial Interface IIC0

Serial interface IIC0 has the following two modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the I²C bus format and the master device can output "start condition", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received data by hardware. This function can simplify the part of application program that controls the I²C bus. Since the SCL0 and SDA0 pins are used for open drain outputs, IIC0 requires pull-up resistors for the serial clock line and the serial data bus line.

Figure 16-1 shows a block diagram of serial interface IIC0.




Figure 16-1. Block Diagram of Serial Interface IIC0

Figure 16-2 shows a serial bus configuration example.




Figure 16-2. Serial Bus Configuration Example Using I²C Bus

16.2 Configuration of Serial Interface IIC0

Serial interface IIC0 includes the following hardware.

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICF0) IIC clock selection register 0 (IICCL0) IIC function expansion register 0 (IICX0) Port mode register 6 (PM6) Port register 6 (P6)

Table 16-1. Configuration of Serial Interface IIC0

(1) IIC shift register 0 (IIC0)

IIC0 is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. IIC0 can be used for both transmission and reception.


Write and read operations to IIC0 are used to control the actual transmit and receive operations.

IIC0 is set by an 8-bit memory manipulation instruction.

RESET input clears IIC0 to 00H.



Address: FFA5H After reset: 00H R/W




Caution Do not write data to IIC0 during data transfer.

(2) Slave address register 0 (SVA0)

This register sets local addresses when in slave mode. SVA0 is set by an 8-bit memory manipulation instruction. RESET input clears SVA0 to 00H.

Figure 16-4. Format of Slave Address Register 0 (SVA0)

Address: FFA7H After reset: 00H R/W



Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

(4) Wake-up controller

This circuit generates an interrupt request (INTIIC0) when the address received by this register matches the address value set to slave address register 0 (SVA0) or when an extension code is received.

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0). An I^2C interrupt request is generated by the following two triggers.

- · Falling edge of eighth or ninth clock of the serial clock (set by WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by SPIE0 bit)

Remark WTIM0 bit: Bit 3 of IIC control register 0 (IICC0) SPIE0 bit: Bit 4 of IIC control register 0 (IICC0)

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK output circuit, stop condition detector, start condition detector, and ACK detector These circuits are used to output and detect various control signals.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(12) Start condition generator

This circuit generates a start condition when the STT0 bit is set to 1.

However, in the communication reservation disabled status (IICRSV bit = 1), when the bus is not released (IICBSY bit = 1), start condition requests are ignored and the STCF bit is set to 1.

(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCEN bit.

 Remark
 STT0 bit:
 Bit 1 of IIC control register 0 (IICC0)

 IICRSV bit:
 Bit 0 of IIC flag register 0

 IICBSY bit:
 Bit 6 of IIC flag register 0

 STCF bit:
 Bit 7 of IIC flag register 0

 STCEN bit:
 Bit 1 of IIC flag register 0

16.3 Registers to Control Serial Interface IIC0

Serial interface IIC0 is controlled by the following seven registers.

- IIC control register 0 (IICC0)
- IIC flag register 0 (IICF0)
- IIC status register 0 (IICS0)
- IIC clock selection register 0 (IICCL0)
- IIC function expansion register 0 (IICX0)
- Port mode register 6 (PM6)
- Port register 6 (P6)

(1) IIC control register 0 (IICC0)

This register is used to enable/stop l^2C operations, set wait timing, and set other l^2C operations. IICC0 is set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears IICC0 to 00H.

Figure 16-5. Format of IIC Control Register 0 (IICC0) (1/4)

Address: F	FA6H	After reset: 00	OH R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICC0	IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0

IICE0	I ² C operation enable		
0	Stop operation. Reset IIC status register 0 (IICS0) ^{Note 1} . Stop internal operation.		
1	Enable operation.		
Condition for clearing (IICE0 = 0)		Condition for setting (IICE0 = 1)	
Cleared by instruction Reset		Set by instruction	

LREL0	Exit from communications		
0	Normal operation		
1	This exits from the current communications and sets standby mode. This setting is automatically cleared after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines are set to high impedance. The following flags of IIC status register 0 (IICS0) and IIC control register 0 (IICC0) are cleared. • STD0 • ACKD0 • TRC0 • COI0 • EXC0 • MSTS0 • STT0 • SPT0		
are met. • After a	 The standby mode following exit from communications remains in effect until the following communications entry conditions are met. After a stop condition is detected, restart is in master mode. An address match or extension code reception occurs after the start condition. 		
Conditio	Condition for clearing $(LREL0 = 0)^{Note 2}$ Condition for setting $(LREL0 = 1)$		
Automatically cleared after executionReset		Set by instruction	

WREL0	Wait cancellation		
0	Do not cancel wait		
1	Cancel wait. This setting is automatically cleared after wait is canceled.		
	When WREL0 is set (wait canceled) during the wait period at the ninth clock pulse in the transmission status (TRC0 = 1), the SDA0 line goes into the high impedance state (TRC0 = 0).		
Condition for clearing (WREL0 = 0) ^{Note 2}		Condition for setting (WREL0 = 1)	
Automatically cleared after executionReset		Set by instruction	

- **Notes 1.** The IICS0 register, the STCF0 and IICBSY bits of the IICF0 register, and the CLD0 and DAD0 bits of the IICCL0 register are reset.
 - **2.** This flag's signal is invalid when IICE0 = 0.

Figure 16-5. Format of IIC Control Register 0 (IICC0) (2/4)

SPIE0	Enable/disable generation of interrupt request when stop condition is detected		
0	Disable		
1	Enable		
Condition for clearing (SPIE0 = 0) ^{Note}		Condition for setting (SPIE0 = 1)	
Cleared by instruction Reset		Set by instruction	

WTIM0	Control of wait and interrupt request generation	
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.	
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.	
An interrupt is generated at the falling edge of the ninth clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after an acknowledge signal (ACK) is issued. However, when the slave device has		

 received an extension code, a wait is inserted at the falling edge of the eighth clock.

 Condition for clearing (WTIM0 = 0)^{Note}

 • Cleared by instruction

 • Set by instruction

Cleared by instruction
 Set by instruction

ACKE0	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth clock period, the SDA0 line is set to low level. However, ACK is invalid during address transfers and other than in expansion mode.		
Condition for clearing $(ACKE0 = 0)^{Note}$ Condition for		Condition for setting (ACKE0 = 1)	
Cleared by instruction Reset		Set by instruction	

Note This flag's signal is invalid when IICE0 = 0.

Figure 16-5.	Format of IIC	Control Register	0 (IICC0) (3/4)
--------------	---------------	-------------------------	-----------------

STT0	Start condition trigger		
0	Do not generate a start condition.		
1	When bus is released (in STOP mode):		
	Generate a start condition (for starting as master). The SDA0 line is changed from high level to low level and then the start condition is generated. Next, after the rated amount of time has elapsed, SCL0 is changed to low level.		
	When a third party is communicating:		
	When communication reservation function is	enabled (IICRSV = 0)	
	Functions as the start condition reservation fla after the bus is released.	ag. When set to 1, automatically generates a start condition	
	When communication reservation function is a	disabled (IICRSV = 1)	
	STCF is set to 1. No start condition is generated.		
	In the wait state (when master device):		
	Generates a restart condition after releasing the wait.		
Cautions of	Cautions concerning set timing		
 For mast 	ter reception: Cannot be set to 1 during transfer. been cleared to 0 and slave has be	Can be set to 1 only in the waiting period when ACKE0 has een notified of final reception.	
 For mast 	• For master transmission: A start condition cannot be generated normally during the ACK0 period. Set to 1 during the wait period.		
 Cannot b 	nnot be set to 1 at the same time as SPT0.		
Condition	for clearing (STT0 = 0) ^{Note}	Condition for setting (STT0 = 1)	
Cleared by loss in arbitration		Set by instruction	
Cleared after start condition is generated by master device			
Cleared	by LREL0 = 1 (exit from communications)		
When IIC	CE0 = 0 (operation stop)		
 Reset 			

Note This flag's signal is invalid when IICE0 = 0.

Remarks 1. Bit 1 (STT0) becomes 0 when it is read after data setting.

- 2. IICRSV: Bit 0 of IIC flag register (IICF0)
 - STCF: Bit 7 of IIC flag register (IICF0)

SPT0	Stop condition trigger					
0	Stop condition is not generated.					
1	Stop condition is generated (termination of master device's transfer). After the SDA0 line goes to low level, either set the SCL0 line to high level or wait until it goes to high level. Next,					
		amount of time has elapsed, the SDA0 line changes fro	0 0			
Cautions	concerning set ti	ming				
• For mas	ster reception:	Cannot be set to 1 during transfer.				
		Can be set to 1 only in the waiting period when ACKE been notified of final reception.) has been cleared to 0 and slave has			
• For mas	• For master transmission: A stop condition cannot be generated normally during the ACK signal period. Therefore, set it during the waiting period.					
 Cannot 	be set to 1 at the	same time as STT0.				
• SPT0 ca	an be set to 1 on	y when in master mode ^{№ote 1} .				
		cleared to 0, if SPT0 is set to 1 during the wait period that nerated during the high-level period of the ninth clock.	at follows output of eight clocks, note that a			
When a	ninth clock must	be output, WTIM0 should be changed from 0 to 1 during be set to 1 during the wait period that follows output of				
Condition	for clearing (SP	$\Gamma 0 = 0$) ^{Note 2}	Condition for setting (SPT0 = 1)			
 Cleared by loss in arbitration Automatically cleared after stop condition is detected 			Set by instruction			
	Cleared by LREL0 = 1 (exit from communications)					
• When IICE0 = 0 (operation stop)						
	Reset					

Figure 16-5. Format of IIC Control Register 0 (IICC0) (4/4)

- Notes 1. Set SPT0 to 1 only in master mode. However, SPT0 must be set and a stop condition generated before the first stop condition is detected following the switch to the operation enabled status. For details, see 16.5.14 Other cautions.
 - **2.** This flag's signal is invalid when IICE0 = 0.
- Caution When bit 3 (TRC0) of IIC status register 0 (IICS0) is set to 1, WREL0 is set to 1 during the ninth clock and wait is canceled, after which TRC0 is cleared and the SDA0 line is set to high impedance.

Remark Bit 0 (SPT0) becomes 0 when it is read after data setting.

(2) IIC status register 0 (IICS0)

This register indicates the status of I^2C . IICS0 is read by a 1-bit or 8-bit memory manipulation instruction. RESET input clears IICS0 to 00H.

Caution If data is read from IICS0, a wait cycle is generated. Do not read data from IICS0 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 30 CAUTIONS FOR WAIT.

Figure 16-6. Format of IIC Status Register 0 (IICS0) (1/3)

Address: FF	AAH	After reset:	00H R					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0

MSTS0	Master device status		
0	Slave device status or communication standby status		
1	Master device communication status		
Condition f	or clearing (MSTS0 = 0)	Condition for setting (MSTS0 = 1)	
 When a stop condition is detected When ALD0 = 1 (arbitration loss) Cleared by LREL0 = 1 (exit from communications) When IICE0 changes from 1 to 0 (operation stop) Reset 		When a start condition is generated	

ALD0	Detection of arbitration loss			
0	This status means either that there was no arbitration or that the arbitration result was a "win".			
1	This status indicates the arbitration result was a "loss". MSTS0 is cleared.			
Condition for clearing (ALD0 = 0)		Condition for setting (ALD0 = 1)		
 Automatically cleared after IICS0 is read^{Note} When IICE0 changes from 1 to 0 (operation stop) Reset 		When the arbitration result is a "loss".		

Note This register is also cleared when a bit manipulation instruction is executed for bits other than IICS0. Therefore, when using the ALD0 bit, read the data of this bit before the data of the other bits.

Remark LREL0: Bit 6 of IIC control register 0 (IICC0) IICE0: Bit 7 of IIC control register 0 (IICC0)

Figure 16-6. Format of IIC Status Register 0 (IICS0) (2/3)

EXC0	Detection of extension code reception			
0	Extension code was not received.			
1	Extension code was received.			
Condition for clearing (EXC0 = 0)		Condition for setting (EXC0 = 1)		
 When a start condition is detected When a stop condition is detected Cleared by LREL0 = 1 (exit from communications) When IICE0 changes from 1 to 0 (operation stop) Reset 		• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).		

COI0	Detection of matching addresses				
0	Addresses do not match.				
1	Addresses match.				
Condition	for clearing (COI0 = 0)	Condition for setting (COI0 = 1)			
 When a start condition is detected When a stop condition is detected Cleared by LREL0 = 1 (exit from communications) When IICE0 changes from 1 to 0 (operation stop) Reset 		• When the received address matches the local address (slave address register 0 (SVA0)) (set at the rising edge of the eighth clock).			

TRC0	Detection of transmit/receive status				
0	Receive status (other than transmit status). The	e SDA0 line is set for high impedance.			
1	Transmit status. The value in the SO0 latch is enabled for output to the SDA0 line (valid starting at the falling edge of the first byte's ninth clock).				
Condition f	for clearing (TRC0 = 0)	Condition for setting (TRC0 = 1)			
 When a s Cleared I When IIC Cleared I When AL Reset Master> When "1" direction <slave></slave> When a s When a s When "0" specifical 	ster and slave> stop condition is detected by LREL0 = 1 (exit from communications) E0 changes from 1 to 0 (operation stop) by WREL0 = 1 ^{Nore} (wait cancel) .D0 changes from 0 to 1 (arbitration loss) ' is output to the first byte's LSB (transfer specification bit) start condition is detected ' is input to the first byte's LSB (transfer direction tion bit) t used for communication>	<master> When a start condition is generated When "0" is output to the first byte's LSB (transfer direction specification bit) <slave></slave> When "1" is input to the first byte's LSB (transfer direction specification bit) </master>			

Note If the wait status is canceled by setting bit 5 (WREL0) of IIC control register 0 (IICC0) to 1 at the ninth clock when bit 3 (TRC0) of IIC status register 0 (IICS0) is 1, TRC0 is cleared, and the SDA0 line goes into a high-impedance state.

 Remark
 LREL0:
 Bit 6 of IIC control register 0 (IICC0)

 IICE0:
 Bit 7 of IIC control register 0 (IICC0)

Figure 16-6. Format of IIC Status Register 0 (IICS0) (3/3)

ACKD0	Detection of acknowledge signal (ACK)				
0	ACK signal was not detected.				
1	ACK signal was detected.				
Condition for clearing (ACKD0 = 0)		Condition for setting (ACKD0 = 1)			
 When a stop condition is detected At the rising edge of the next byte's first clock Cleared by LREL0 = 1 (exit from communications) When IICE0 changes from 1 to 0 (operation stop) Reset 		 After the SDA0 line is set to low level at the rising edge of SCL0's ninth clock 			

STD0	Detection of start condition			
0	Start condition was not detected.			
1	Start condition was detected. This indicates that the address transfer period is in effect.			
Condition for clearing (STD0 = 0)		Condition for setting (STD0 = 1)		
 At the ris address t Cleared b 	stop condition is detected ing edge of the next byte's first clock following transfer by LREL0 = 1 (exit from communications) E0 changes from 1 to 0 (operation stop)	When a start condition is detected		

SPD0	Detection of stop condition			
0	Stop condition was not detected.			
1	Stop condition was detected. The master device's communication is terminated and the bus is released.			
Condition f	or clearing (SPD0 = 0)	Condition for setting (SPD0 = 1)		
clock follo condition	ing edge of the address transfer byte's first owing setting of this bit and detection of a start E0 changes from 1 to 0 (operation stop)	When a stop condition is detected		

 Remark
 LREL0:
 Bit 6 of IIC control register 0 (IICC0)

 IICE0:
 Bit 7 of IIC control register 0 (IICC0)

(3) IIC flag register 0 (IICF0)

This register sets the operation mode of l^2C and indicates the status of the l^2C bus.

IICF0 is read by a 1-bit or 8-bit memory manipulation instruction. However, the STCF and IICBSY bits are read-only.

The IICRSV bit can be used to enable/disable the communication reservation function (see **16.5.13 Communication reservation**).

STCEN can be used to set the initial value of the IICBSY bit (see 16.5.14 Other cautions).

IICRSV and STCEN can be written only when the operation of I^2C is disabled (bit 7 (IICE0) of IIC control register 0 (IICC0) = 0). When operation is enabled, the IICF0 register can be read.

RESET input clears IICF0 to 00H.

Figure 16-7. Format of IIC Flag Register 0 (IICF0)

Address	: FFABH	After re	set: 00H	R/W ^{Note}	•			
Symbol	<7>	<6>	5	4	3	2	<1>	<0>
IICF0	STCF	IICBSY	0	0	0	0	STCEN	IICRSV

STCF	STT0 clear flag			
0	Generate start condition			
1	Start condition generation unsuccessful: clear STT0 flag			
Condition for clearing (STCF = 0)		Condition for setting (STCF = 1)		
Cleared by STT0 = 1 Reset		 Generating start condition unsuccessful and STT0 cleared to 0 when communication reservation is disabled (IICRSV = 1). 		

IICBSY		I ² C bus status flag
0	Bus release status	
1	Bus communication status	
Conditior	n for clearing (IICBSY = 0)	Condition for setting (IICBSY = 1)
Detection of stop conditionReset		 Detection of start condition Setting of IICE0 when STCEN = 0

STCEN	Initial s	Initial start enable trigger				
0	After operation is enabled (IICE0 = 1), enable generation of a start condition upon detection of a stop condition.					
1	After operation is enabled (IICE0 = 1), enable generation of a start condition without detecting a stop condition.					
Condition	for clearing (STCEN = 0)	Condition for setting (STCEN = 1)				
DetectionReset	on of stop condition	Set by instruction				

IICRSV	Communication reservation function disable bit					
0	Enable communication reservation					
1	Disable communication reservation					
Condition	for clearing (IICRSV = 0)	Condition for setting (IICRSV = 1)				
ClearedReset	by instruction	Set by instruction				

Note Bits 6 and 7 are read-only.

Cautions 1. Write to STCEN only when the operation is stopped (IICE0 = 0).

- As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT0 = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSV only when the operation is stopped (IICE0 = 0).

Remark STT0: Bit 1 of IIC control register 0 (IICC0)

IICE0: Bit 7 of IIC control register 0 (IICC0)

(4) IIC clock selection register 0 (IICCL0)

This register is used to set the transfer clock for the I²C bus.

IICCL0 is set by a 1-bit or 8-bit memory manipulation instruction. However, the CLD0 and DAD0 bits are readonly. The SMC0, CL01, and CL00 bits are set in combination with bit 0 (CLX0) of IIC function expansion register 0 (IICX0) (see **16.3 (6) I**²**C transfer clock setting method**). RESET input clears IICCL0 to 00H.

Figure 16-8. Format of IIC Clock Selection Register 0 (IICCL0) (1/2)

Address: FFA8H		After reset: 0	0H R/W	R/W ^{Note}				
Symbol	7	6	<5>	<4>	<3>	<2>	1	0
IICCL0	0	0	CLD0	DAD0	SMC0	DFC0	CL01	CL00

CLD0	Detection of SCL0 pi	n level (valid only when IICE0 = 1)		
0	The SCL0 line was detected at low level.			
1	The SCL0 line was detected at high level.			
Condition f	for clearing (CLD0 = 0)	Condition for setting (CLD0 = 1)		
	e SCL0 line is at low level EE0 = 0 (operation stop)	When the SCL0 line is at high level		

DAD0	Detection of SDA0 pi	n level (valid only when IICE0 = 1)		
0	The SDA0 line was detected at low level.			
1	The SDA0 line was detected at high level.			
Condition f	or clearing (DAD0 = 0)	Condition for setting (DAD0 = 1)		
	e SDA0 line is at low level E0 = 0 (operation stop)	 When the SDA0 line is at high level 		

Note Bits 4 and 5 are read-only.

Remark IICE0: Bit 7 of IIC control register 0 (IICC0)

Figure 16-8. Format of IIC Clock Selection Register 0 (IICCL0) (2/2)

SMC0	Operation mode switching				
0	Operates in standard mode.				
1	Operates in high-speed mode.				

DFC0	Digital filter operation control				
0	0 Digital filter off.				
1	Digital filter on.				
Digital filter	r can be used only in high-speed mode.				
In high-spe	n high-speed mode, the transfer clock does not vary regardless of DFC0 bit set (1)/clear (0).				
The digital	filter is used for noise elimination in high-speed mode.				

Caution Stop serial transfer once before rewriting CL01 and CL00 to other than the same value.

(5) IIC function expansion register 0 (IICX0)

This register sets the function expansion of l²C.

IICX0 is set by a 1-bit or 8-bit memory manipulation instruction. However, the CLX0 bit is set in combination with bits 3, 1, and 0 (SMC0, CL01, and CL00) of IIC clock selection register 0 (IICCL0) (see **16.3 (6)** I^2C transfer clock setting method).

RESET input clears IICX0 to 00H.

Figure 16-9. Format of IIC Clock Selection Register 0 (IICCL0)

Address: FFA9H		After reset: 0	0H R/W	,				
Symbol	7	6	5	4	3	2	1	<0>
IICX0	0	0	0	0	0	0	0	CLX0

(6) I²C transfer clock setting method

The I²C transfer clock frequency (fscL) is calculated using the following expression.


 $f_{SCL} = 1/(m \times T + t_R + t_F)$

m = 24, 48, 66, 88, 96, 172, 344 (see Table 16-2 Selection Clock Setting)

- T: 1/fprs
- tr: SCL0 rise time
- tF: SCL0 fall time

For example, the l^2C transfer clock frequency (fscL) when fprs = 8.38 MHz, m = 88, tr = 200 ns, and tr = 50 ns is calculated using following expression.

 $f_{SCL} = 1/(88 \times 119.3 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 93.0 \text{ kHz}$



The selection clock is set using a combination of bits 3, 1, and 0 (SMC0, CL01, and CL00) of IIC clock selection register 0 (IICCL0) and bit 0 (CLX0) of IIC function expansion register 0 (IICX0).

IICX0		IICCL0		Selection Clock	Transfer Clock	Settable Selection Clock	Operation Mode	
Bit 0	Bit 3	Bit 1	Bit 0	(fw)	(fprs/m or	(fw) Range		
CLX0	SMC0	CL01	CL00		fexsclo/m)			
0	0	0	0	fprs/2	fprs/88	2.00 to 4.19 MHz	Normal mode	
0	0	0	1	fprs/2	fprs/172	4.19 to 8.38 MHz	(SMC0 bit = 0)	
0	0	1	0	fprs/4	fprs/344			
0	0	1	1	fexscl0	fexsclo/66	6.4 MHz		
0	1	0	×	fprs/2	fxx/48	4.19 to 8.38 MHz	High-speed mode (SMC0 bit = 1)	
0	1	1	0	fprs/4	fxx/96			
0	1	1	1	fexscl0	fexscl0/66	6.4 MHz		
1	0	×	×	Setting prohibited				
1	1	0	×	fprs/2	fprs/24	4.00 to 4.19 MHz	High-speed mode	
1	1	1	0	fprs/4	fprs/48		(SMC0 bit = 1)	
1	1	1	1	Setting prohibited				

Table 16-2. Selection Clock Setting

Remarks 1. ×:

don't care

2. fprs: Peripheral hardware clock oscillation frequency

3. fEXSCLO: External clock oscillation frequency from EXSCLO pin

(7) Port mode register 6 (PM6)

 \star

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCL0 pin as clock I/O and the P61/SDA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set IICE0 (bit 7 of IIC control register 0 (IICC0)) to 1 before setting the output mode because the P60/SCL0 and P61/SDA0 pins output a low level (fixed) when IICE0 is 0.

PM6 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM6 to FFH.

Figure 16-10. Format of Port Mode Register 6 (PM6)

Address: FF26H After reset: FFH R/W Symbol 7 6 5 4 3 2 1 0 PM6 1 1 1 1 PM63 PM62 PM61 PM60

[PM6n	P6n pin I/O mode selection (n = 0 to 3)				
	0	Output mode (output buffer on)				
	1	Input mode (output buffer off)				

16.4 I²C Bus Mode Functions

16.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

- (1) SCL0...... This pin is used for serial clock input and output.
 - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
- (2) SDA0 This pin is used for serial data input and output.
 This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.





Figure 16-11. Pin Configuration Diagram

16.5 I²C Bus Definitions and Control Methods

The following section describes the l²C bus's serial data communication format and the signals used by the l²C bus. Figure 16-12 shows the transfer timing for the "start condition", "data", and "stop condition" output via the l²C bus's serial data bus.






The master device outputs the start condition, slave address, and stop condition. The acknowledge signal (\overline{ACK}) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's low level period can be extended and a wait can be inserted.

16.5.1 Start conditions

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device outputs to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.





A start condition is output when bit 1 (STT0) of IIC control register 0 (IICC0) is set (to 1) after a stop condition has been detected (SPD0: Bit 0 = 1 in IIC status register 0 (IICS0)). When a start condition is detected, bit 1 (STD0) of IICS0 is set (to 1).


16.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in slave address register 0 (SVA0). If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition.

Figure 16-14. Address



Note INTIIC0 is not issued if data other than a local address or extension code is received during slave device operation.


The slave address and the eighth bit, which specifies the transfer direction as described in **16.5.3** Transfer direction specification below, are together written to IIC shift register 0 (IIC0) and are then output. Received addresses are written to IIC0.

The slave address is assigned to the higher 7 bits of IIC0.

16.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.



Note INTIIC0 is not issued if data other than a local address or extension code is received during slave device operation.

16.5.4 Acknowledge (ACK) signal

The acknowledge (ACK) signal is used by the transmitting and receiving devices to confirm serial data reception.

The receiving device returns one \overline{ACK} signal for each 8 bits of data it receives. The transmitting device normally receives an \overline{ACK} signal after transmitting 8 bits of data. However, when the master device is the receiving device, it does not output an \overline{ACK} signal after receiving the final data to be transmitted. The transmitting device detects whether or not an \overline{ACK} signal is returned after it transmits 8 bits of data. When an \overline{ACK} signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an \overline{ACK} signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an \overline{ACK} signal may be caused by the following two factors.

- <1> Reception was not performed normally.
- <2> The final data was received.


When the receiving device sets the SDA0 line to low level during the ninth clock, the ACK signal becomes active (normal receive response).

When bit 2 (ACKE0) of IIC control register 0 (IICC0) is set to 1, automatic ACK signal generation is enabled.

Transmission of the eighth bit following the 7 address data bits causes bit 3 (TRC0) of IIC status register 0 (IICS0) to be set. When this TRC0 bit's value is "0", it indicates receive mode. Therefore, ACKE0 should be set to 1.

When the slave device is receiving (when TRC0 = 0), if the slave devices does not need to receive any more data after receiving several bytes, setting ACKE0 to 0 will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when TRC0 = 0) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, setting ACKE0 to 0 will prevent the \overline{ACK} signal from being returned. This prevents the MSB data from being output via the SDA0 line (i.e., stops transmission) during transmission from the slave device.



When the local address is received, an \overline{ACK} signal is automatically output in sync with the falling edge of the SCL0's eighth clock regardless of the ACKE0 value. No \overline{ACK} signal is output if the received address is not a local address.


The ACK signal output method during data reception is based on the wait timing setting, as described below.


- When 8-clock wait is selected: ACK signal is output at the falling edge of the SCL0 pin's eighth clock if ACKE0 (WTIM0 = 0) is set to 1 before wait cancellation.
- When 9-clock wait is selected: ACK signal is automatically output at the falling edge of the SCL0 pin's eighth (WTIM0 = 1) clock if ACKE0 has already been set to 1.

16.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.





A stop condition is generated when bit 0 (SPT0) of IIC control register 0 (IICC0) is set to 1. When the stop condition is detected, bit 0 (SPD0) of IIC status register 0 (IICS0) is set to 1 and INTIIC0 is generated when bit 4 (SPIE0) of IICC0 is set to 1.


16.5.6 Wait signal (WAIT)


The wait signal (\overline{WAIT}) is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).


Setting the SCL0 pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin.

Figure 16-18. Wait Signal (1/2)

(1) When master device has a nine-clock wait and slave device has an eight-clock wait (master transmits, slave receives, and ACKE0 = 1)







(2) When master and slave devices both have a nine-clock wait (master transmits, slave receives, and ACKE0 = 1)

Output according to previously set ACKE0 value

Remark ACKE0: Bit 2 of IIC control register 0 (IICC0) WREL0: Bit 5 of IIC control register 0 (IICC0)

A wait may be automatically generated depending on the setting of bit 3 (WTIM0) of IIC control register 0 (IICC0). Normally, the receiving side cancels the wait status when bit 5 (WREL0) of IICC0 is set to 1 or when FFH is written

to IIC shift register 0 (IIC0), and the transmitting side cancels the wait status when data is written to IIC0.

The master device can also cancel the wait status via either of the following methods.

- By setting bit 1 (STT0) of IICC0 to 1
- By setting bit 0 (SPT0) of IICC0 to 1

16.5.7 Interrupt request (INTIIC0) generation timing and wait control

The setting of bit 3 (WTIM0) of IIC control register 0 (IICC0) determines the timing by which INTIIC0 is generated and the corresponding wait control, as shown in Table 16-3.

WTIM0	Durin	g Slave Device Ope	ration	During Master Device Operation			
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission	
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8	
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9	

Table 16-3. INTIIC0 Generation Timing and Wait Control

Notes 1. The slave device's INTIICO signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to slave address register 0 (SVA0). At this point, the ACK signal is output regardless of the value set to IICCO's bit 2 (ACKE0). For a slave device that has received an extension code, INTIICO occurs at the falling edge of the eighth clock. However, if the address does not match after restart, INTIICO is generated at the falling edge of the 9th clock, but wait does not occur.

- 2. If the received address does not match the contents of slave address register 0 (SVA0) and extension code is not received, neither INTIIC0 nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIM0 bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

(2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(3) During data transmission

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- By setting bit 5 (WREL0) of IIC control register 0 (IICC0) to 1
- By writing to IIC shift register 0 (IIC0)
- By setting a start condition (setting bit 1 (STT0) of IICC0 to 1)^{Note}
- By setting a stop condition (setting bit 0 (SPT0) of IICC0 to 1)^{Note}

Note Master only.

When an 8-clock wait has been selected (WTIM0 = 0), the output level of the \overline{ACK} signal must be determined prior to wait cancellation.

(5) Stop condition detection

INTIIC0 is generated when a stop condition is detected (only when SPIE0 = 1).

16.5.8 Address match detection method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request (INTIIC0) occurs when a local address has been set to slave address register 0 (SVA0) and when the address set to SVA0 matches the slave address sent by the master device, or when an extension code has been received.

16.5.9 Error detection

In I²C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by IIC shift register 0 (IIC0) of the transmitting device, so the IIC0 data prior to transmission can be compared with the transmitted IIC0 data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

16.5.10 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXC0) is set to 1 for extension code reception and an interrupt request (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in slave address register 0 (SVA0) is not affected.
- (2) If "111110××" is set to SVA0 by a 10-bit address transfer and "111110××" is transferred from the master device, the results are as follows. Note that INTIIC0 occurs at the falling edge of the eighth clock.
 - Higher four bits of data match: EXC0 = 1
 - Seven bits of data match: COI0 = 1

Remark EXC0: Bit 5 of IIC status register 0 (IICS0) COI0: Bit 4 of IIC status register 0 (IICS0)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, you can set bit 6 (LREL0) of IIC control register 0 (IICC0) to 1 to set the standby mode for the next communication operation.

Slave Address	R/W Bit	Description	
0000 000	0	General call address	
0000 000	1	Start byte	
0000001	×	CBUS address	
0000010	×	Address that is reserved for different bus format	
11110XX	×	10-bit slave address specification	

Table 16-4. Extension Code Bit Definitions

16.5.11 Arbitration

When several master devices simultaneously output a start condition (when STT0 is set to 1 before STD0 is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD0) in IIC status register 0 (IICS0) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 = 1 setting that has been made by software.

For details of interrupt request timing, see 16.5.16 Timing of I²C interrupt request (INTIIC0) occurrence.

Remark STD0: Bit 1 of IIC status register 0 (IICS0) STT0: Bit 1 of IIC control register 0 (IICC0)




Figure 16-19. Arbitration Timing Example

Status During Arbitration	Interrupt Request Generation Timing	
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}	
Read/write data after address transmission		
During extension code transmission		
Read/write data after extension code transmission		
During data transmission		
During ACK signal transfer period after data transmission		
When restart condition is detected during data transfer		
When stop condition is detected during data transfer	When stop condition is output (when $SPIE0 = 1$) ^{Note 2}	
When data is at low level while attempting to output a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}	
When stop condition is detected while attempting to output a restart condition	When stop condition is output (when $SPIE0 = 1$) ^{Note 2}	
When data is at low level while attempting to output a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}	
When SCL0 is at low level while attempting to output a restart condition		

Table 16-5. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When WTIM0 (bit 3 of IIC control register 0 (IICC0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIM0 = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a chance that arbitration will occur, set SPIE0 = 1 for master device operation.

Remark SPIE0: Bit 4 of IIC control register 0 (IICC0)

16.5.12 Wake-up function

The I²C bus slave function is a function that generates an interrupt request signal (INTIIC0) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIIC0 signal from occurring when addresses do not match.

When a start condition is detected, wake-up standby mode is set. This wake-up standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, bit 4 (SPIE0) of IIC control register 0 (IICC0) is set regardless of the wake-up function, and this determines whether interrupt requests are enabled or disabled.

16.5.13 Communication reservation

- (1) When communication reservation function is enabled (bit 0 (IICRSV) of IIC flag register 0 (IICF0) = 0) To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.
 - When arbitration results in neither master nor slave operation
 - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when bit 6 (LREL0) of IIC control register 0 (IICC0) was set to 1).

If bit 1 (STT0) of IICC0 is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait status is set.

When the bus release is detected (when a stop condition is detected), writing to IIC shift register 0 (IIC0) causes the master address transfer to start. At this point, bit 4 (SPIE0) of IICC0 should be set to 1.

When STT0 has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been releaseda start condition is generated
- If the bus has not been released (standby mode)communication reservation

Check whether the communication reservation operates or not by using MSTS0 (bit 7 of IIC status register 0 (IICS0)) after STT0 is set to 1 and the wait time elapses.


The wait periods, which should be set via software, are listed in Table 16-6. These wait periods can be set via the settings for bits 3 and 0 (SMC0 and CL00) in IIC clock selection register 0 (IICCL0).

SMC0	CL01	CL00	Wait Period
0	0	0	26 clocks
0	0	1	46 clocks
0	1	0	92 clocks
0	1	1	37 clocks
1	0	0	16 clocks
1	0	1	
1	1	0	32 clocks
1	1	1	13 clocks

Table 16-6. Wait Periods

Figure 16-20 shows the communication reservation timing.

Figure 16-20. Communication Reservation Timing



STT0: Bit 1 of IIC control register 0 (IICC0)

- STD0: Bit 1 of IIC status register 0 (IICS0)
- SPD0: Bit 0 of IIC status register 0 (IICS0)

Communication reservations are accepted via the following timing. After bit 1 (STD0) of IIC status register 0 (IICS0) is set to 1, a communication reservation can be made by setting bit 1 (STT0) of IIC control register 0 (IICC0) to 1 before a stop condition is detected.







Figure 16-22 shows the communication reservation protocol.





- **Note** The communication reservation operation executes a write to IIC shift register 0 (IIC0) when a stop condition interrupt request occurs.
- Remark STT0: Bit 1 of IIC control register 0 (IICC0) MSTS0: Bit 7 of IIC status register 0 (IICS0) IIC0: IIC shift register 0
- (2) When communication reservation function is disabled (bit 0 (IICRSV) of IIC flag register 0 (IICF0) = 1) When bit 1 (STT0) of IIC control register 0 (IICC0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.
 - When arbitration results in neither master nor slave operation
 - When an extension code is received and slave operation is disabled (ACK signal is not returned and the bus was released when bit 6 (LREL0) of IICC0 was set to 1)

To confirm whether the start condition was generated or request was rejected, check STCF (bit 7 of IICF0). The time shown in Table 16-7 is required until STCF is set to 1 after setting STT0 = 1. Therefore, secure the time by software.

CL01	CL00	Wait Period
0	0	6 clocks
0	1	6 clocks
1	0	3 clocks
1	1	9 clocks

Table 16-7. Wait Periods

16.5.14 Other cautions

(1) When STCEN (bit 1 of IIC flag register 0 (IICF0)) = 0

Immediately after I^2C operation is enabled, the bus communication status (IICBSY (bit 6 of IICF0) = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IIC clock selection register 0 (IICCL0).
- <2> Set bit 7 (IICE0) of IIC control register 0 (IICC0) to 1.
- <3> Set bit 0 (SPT0) of IICC0 to 1.

(2) When STCEN = 1

Immediately after I^2C operation is enabled, the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To issue the first start condition (STT0 (bit 1 of IIC control register 0 (IICC0)) = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I²C communications are already in progress

If l^2C operation is enabled and the device participates in communication already in progress when the SDA0 pin is low and the SCL0 pin is high, the macro of l^2C recognizes that the SDA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, an acknowledge signal is returned, but this interferes with other l^2C communications. To avoid this, start l^2C in the following sequence.

- <1> Clear bit 4 (SPIE0) of IICC0 to 0 to disable generation of an interrupt request signal (INTIIC0) when the stop condition is detected.
- <2> Set bit 7 (IICE0) of IICC0 to 1 to enable the operation of I²C.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LREL0) of IICC0 to 1 before the acknowledge signal is returned (4 to 80 clocks after setting IICE0 to 1), to forcibly disable detection.

16.5.15 Communication operations

(1) Master operation 1

*

The following shows the flowchart for master communication when the communication reservation function is enabled (bit 0 (IICRSV) of IIC flag register 0 (IICF0) = 0) and the master operation is started after a stop condition is detected (bit 1 (STCEN) of IICF0 = 0).





Figure 16-23. Master Operation Flowchart (1)

(2) Master operation 2

*

The following shows the flowchart for master communication when the communication reservation function is disabled (IICRSV0 bit = 1) and the master operation is started without detecting a stop condition (STCEN0 bit = 1).

Figure 16-24. Master Operation Flowchart (2)




(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIIC0 interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIIC0 interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIIC0.

<1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of the ACK signal from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICO interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag


This flag indicates the direction of communication. Its value is the same as TRC0.

The main processing of the slave operation is explained next.

Start serial interface IIC0 and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns the \overline{ACK} signal. If the \overline{ACK} signal is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed, the ACK signal is not returned as the next data. After that, the master issues a stop condition or restart condition. Exit from the communication status occurs in this way.





An example of the processing procedure of the slave with the INTIIC0 interrupt is explained below (processing is performed assuming that no extension code is used). The INTIIC0 interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the IIC0 bus remaining in the wait status.

Remark <1> to <3> above correspond to <1> to <3> in Figure 16-26 Slave Operation Flowchart (2).




Figure 16-26. Slave Operation Flowchart (2)


16.5.16 Timing of I²C interrupt request (INTIIC0) occurrence


The INTIIC0 interrupt request timing and the IIC status register 0 (IICS0) settings corresponding to that timing are described below.

(1) Master device operation

(a) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)


(i) When WTIM0 = 0






(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)


(i) When WTIM0 = 0







(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)


(i) When WTIM0 = 0






- (2) Slave device operation (slave address data reception time (matches with SVA0))
 - (a) Start ~ Address ~ Data ~ Data ~ Stop
 - (i) When WTIM0 = 0






(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, matches with SVA0)




(ii) When WTIM0 = 1 (after restart, matches with SVA0)




(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, extension code reception)




(ii) When WTIM0 = 1 (after restart, extension code reception)




(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop


(i) When WTIM0 = 0 (after restart, does not match with address (= not extension code))




(ii) When WTIM0 = 1 (after restart, does not match with address (= not extension code))



- (3) Slave device operation (when receiving extension code)
 - (a) Start ~ Code ~ Data ~ Data ~ Stop
 - (i) When WTIM0 = 0




(ii) When WTIM0 = 1




(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop


(i) When WTIM0 = 0 (after restart, matches with SVA0)




(ii) When WTIM0 = 1 (after restart, matches with SVA0)



- (c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop
 - (i) When WTIM0 = 0 (after restart, extension code reception)




(ii) When WTIM0 = 1 (after restart, extension code reception)




(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop


(i) When WTIM0 = 0 (after restart, does not match with address (= not extension code))



(ii) When WTIM0 = 1 (after restart, does not match with address (= not extension code))




- (4) Operation without communication
 - (a) Start ~ Code ~ Data ~ Data ~ Stop




(5) Arbitration loss operation (operation as slave after arbitration loss)

(a) When arbitration loss occurs during transmission of slave address data

(i) When WTIM0 = 0




(ii) When WTIM0 = 1




(b) When arbitration loss occurs during transmission of extension code


(i) When WTIM0 = 0




(ii) When WTIM0 = 1



- (6) Operation when arbitration loss occurs (no communication after arbitration loss)
 - (a) When arbitration loss occurs during transmission of slave address data (when WTIM0 = 1)




(b) When arbitration loss occurs during transmission of extension code




(c) When arbitration loss occurs during transmission of data

(i) When WTIM0 = 0




(ii) When WTIM0 = 1




(d) When loss occurs due to restart condition during data transfer

(i) Not extension code (Example: unmatches with SVA0, WTIM0 = 1)




(ii) Extension code




(e) When loss occurs due to stop condition during data transfer

ST AI	D6	to	٩D	0	F	RW	'		AK	ļ	D7	7 to	o Di	า	3	SP
										.1						
▲1: IICS △2: IICS						-										
Remark			С С	iei or	ne n't		te	d				en	SF	ЧE	0 =	: 1


- (f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition
 - (i) When WTIM0 = 1



- (g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition
 - (i) When WTIM0 = 1



- (h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition
 - (i) When WTIM0 = 1



16.6 Timing Charts


When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC0 bit (bit 3 of IIC status register 0 (IICS0)), which specifies the data transfer direction, and then starts serial communication with the slave device.


Figures 16-27 and 16-28 show timing charts of the data communication.

IIC shift register 0 (IIC0)'s shift operation is synchronized with the falling edge of the serial clock (SCL0). The transmit data is transferred to the SO0 latch and is output (MSB first) via the SDA0 pin.

Data input via the SDA0 pin is captured into IIC0 at the rising edge of SCL0.



(1) Start condition ~ address



Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.





Figure 16-27. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)

(2) Data

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.



(3) Stop condition

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.

Note

L Receive

Note

(When SPIE0 = 1)

WTIM0

ACKE0

MSTS0

STT0

SPT0

WREL0

INTIIC0


TRC0

Н


Н


Figure 16-28. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)

(1) Start condition ~ address



Note To cancel master wait, write "FFH" to IIC0 or set WREL0.





(2) Data

Note To cancel master wait, write "FFH" to IIC0 or set WREL0.




Figure 16-28. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

(3) Stop condition

Note To cancel master wait, write "FFH" to IIC0 or set WREL0.

CHAPTER 17 MULTIPLIER/DIVIDER (µPD78F0534, 78F0535, 78F0536, 78F0537, AND 78F0537D ONLY)

Only for the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D, the multiplier/divider is provided.

17.1 Functions of Multiplier/Divider

The multiplier/divider has the following functions.

- 16 bits × 16 bits = 32 bits (multiplication)
- 32 bits ÷ 16 bits = 32 bits, 16-bit remainder (division)

17.2 Configuration of Multiplier/Divider


The multiplier/divider includes the following hardware.

Item	Configuration
Registers	Remainder data register 0 (SDR0) Multiplication/division data registers A0 (MDA0H, MDA0L) Multiplication/division data registers B0 (MDB0)
Control register	Multiplier/divider control register 0 (DMUC0)

Table 17-1. Configuration of Multiplier/Divider

Figure 17-1 shows the block diagram of the multiplier/divider.

Figure 17-1. Block Diagram of Multiplier/Divider




(1) Remainder data register 0 (SDR0)

SDR0 is a 16-bit register that stores a remainder. This register stores 0 in the multiplication mode and the remainder of an operation result in the division mode.

SDR0 can be read by an 8-bit or 16-bit memory manipulation instruction.

RESET input clears SDR0 to 0000H.

Figure 17-2. Format of Remainder Data Register 0 (SDR0)




Cautions 1. The value read from SDR0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1) is not guaranteed.

2. SDR0 is reset when the operation is started (when DMUE is set to 1).

(2) Multiplication/division data register A0 (MDA0H, MDA0L)

MDA0 is a 32-bit register that sets a 16-bit multiplier A in the multiplication mode and a 32-bit dividend in the division mode, and stores the 32-bit result of the operation (higher 16 bits: MDA0H, lower 16 bits: MDA0L).





Cautions 1. MDA0H is cleared to 0 when an operation is started in the multiplication mode (when multiplier/divider control register 0 (DMUC0) is set to 81H).

- 2. Do not change the value of MDA0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.
- 3. The value read from MDA0 during operation processing (while DMUE is 1) is not guaranteed.

The functions of MDA0 when an operation is executed are shown in the table below.

DMUSEL0	Operation Mode	Setting	Operation Result
0	Division mode	Dividend	Division result (quotient)
1	Multiplication mode	Higher 16 bits: 0, Lower 16 bits: Multiplier A	Multiplication result (product)

Table 17-2. Functions of MDA0 During Operation Execution

The register configuration differs between when multiplication is executed and when division is executed, as follows.

- Register configuration during multiplication

 Multiplier A>
 Multiplier B>
 Product>

 MDA0 (bits 15 to 0) × MDB0 (bits 15 to 0) = MDA0 (bits 31 to 0)
- Register configuration during division

<Dividend> <Divisor> <Quotient> <Remainder> MDA0 (bits 31 to 0) ÷ MDB0 (bits 15 to 0) = MDA0 (bits 31 to 0) ... SDR0 (bits 15 to 0)

MDA0 fetches the calculation result as soon as the clock is input, when bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is set to 1.

MDA0H and MDA0L can be set by an 8-bit or 16-bit memory manipulation instruction. RESET input clears MDA0H and MDA0L to 0000H.

(3) Multiplication/division data register B0 (MDB0)

MDB0 is a register that stores a 16-bit multiplier B in the multiplication mode and a 16-bit divisor in the division mode.

MDB0 can be set by an 8-bit or 16-bit memory manipulation instruction. RESET input clears MDB0 to 0000H.



Address:	FF66H	, FF67⊦	H Aft	er reset	: 0000H	H R/V	V									
Symbol	FF67H (MDB0H)				I)	FF66H (MDB0L)										
								$\overline{}$								$\overline{}$
MDB0	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB	MDB
	015	014	013	012	011	010	009	008	007	006	005	004	003	002	001	000

- Cautions 1. Do not change the value of MDB0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.
 - 2. Do not clear MDB0 to 0000H in the division mode. If set, undefined operation results are stored in MDA0 and SDR0.

17.3 Register Controlling Multiplier/Divider

The multiplier/divider is controlled by multiplier/divider control register 0 (DMUC0).

(1) Multiplier/divider control register 0 (DMUC0)

DMUC0 is an 8-bit register that controls the operation of the multiplier/divider. DMUC0 can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears DMUC0 to 00H.

Figure 17-5. Format of Multiplier/Divider Control Register 0 (DMUC0)

Address: FF68H After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
DMUC0	DMUE	0	0	0	0	0	0	DMUSEL0

DMUE ^{Note}	Operation start/stop
0	Stops operation
1	Starts operation

DMUSEL0	Operation mode (multiplication/division) selection
0	Division mode
1	Multiplication mode

- **Note** When DMUE is set to 1, the operation is started. DMUE is automatically cleared to 0 after the operation is complete.
- Cautions 1. If DMUE is cleared to 0 during operation processing (when DMUE is 1), the operation result is not guaranteed. If the operation is completed while the clearing instruction is being executed, the operation result is guaranteed, provided that the interrupt flag is set.
 - 2. Do not change the value of DMUSEL0 during operation processing (while DMUE is 1). If it is changed, undefined operation results are stored in multiplication/division data register A0 (MDA0) and remainder data register 0 (SDR0).
 - 3. If DMUE is cleared to 0 during operation processing (while DMUE is 1), the operation processing is stopped. To execute the operation again, set multiplication/division data register A0 (MDA0), multiplication/division data register B0 (MDB0), and multiplier/divider control register 0 (DMUC0), and start the operation (by setting DMUE to 1).

17.4 Operations of Multiplier/Divider

17.4.1 Multiplication operation

- Initial setting
 - 1. Set operation data to multiplication/division data register A0L (MDA0L) and multiplication/division data register B0 (MDB0).
- 2. Set bits 0 (DMUSEL0) and 7 (DMUE) of multiplier/divider control register 0 (DMUC0) to 1. Operation will start.
- During operation
- 3. The operation will be completed when 16 internal clocks have been issued after the start of the operation (intermediate data is stored in the MDA0L and MDA0H registers during operation, and therefore the read values of these registers are not guaranteed).
- End of operation
- 4. The operation result data is stored in the MDA0L and MDA0H registers.
- 5. DMUE is cleared to 0 (end of operation).
- 6. After the operation, an interrupt request signal (INTDMU) is generated.
- Next operation
- 7. To execute multiplication next, start from the initial setting in 17.4.1 Multiplication operation.
- 8. To execute division next, start from the initial setting in 17.4.2 Division operation.





Figure 17-6. Timing Chart of Multiplication Operation (00DAH × 0093H)

17.4.2 Division operation

- Initial setting
- 1. Set operation data to multiplication/division data register A0 (MDA0L and MDA0H) and multiplication/division data register B0 (MDB0).
- 2. Set bits 0 (DMUSEL0) and 7 (DMUE) of multiplier/divider control register 0 (DMUC0) to 0 and 1, respectively. Operation will start.
- During operation
- 3. The operation will be completed when 32 internal clocks have been issued after the start of the operation (intermediate data is stored in the MDA0L and MDA0H registers and remainder data register 0 (SDR0) during operation, and therefore the read values of these registers are not guaranteed).
- End of operation
- 4. The result data is stored in the MDA0L, MDA0H, and SDR0 registers.
- 5. DMUE is cleared to 0 (end of operation).
- 6. After the operation, an interrupt request signal (INTDMU) is generated.
- Next operation
- 7. To execute multiplication next, start from the initial setting in 17.4.1 Multiplication operation.
- 8. To execute division next, start from the initial setting in 17.4.2 Division operation.



Preliminary User's Manual U17260EJ2V0UD

CHAPTER 18 INTERRUPT FUNCTIONS

18.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specification flag registers (PR0L, PR0H, PR1L, PR1H). Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupts with the same priority are generated simultaneously, each interrupt is serviced according to its predetermined priority (see **Table 18-1**).

A standby release signal is generated and STOP and HALT modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

- μPD78F0531, 78F0532, 78F0533
 External: 9, internal: 16
- μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D
 External: 9, internal: 19

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

18.2 Interrupt Sources and Configuration

The μ PD78F0531, 78F0532, and 78F0533 have a total of 26 interrupt sources, and the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D have a total of 29 interrupt sources, including maskable interrupts and software interrupts. In addition, they also have up to four reset sources (see **Table 18-1**).

Interrupt	Default		Interrupt Source	Internal/	Vector	Basic
Type Priority ^{Note 1}		Name	Trigger	External	Table Address	Configuration Type ^{Note 2}
Maskable	0	INTLVI	Low-voltage detection ^{Note 3}	Internal	0004H	(A)
	1	INTP0	Pin input edge detection	External	0006H	(B)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
	7	INTSRE6	UART6 reception error generation	Internal	0012H	(A)
	8	INTSR6	End of UART6 reception		0014H	
	9	INTST6	End of UART6 transmission		0016H	
10 11 12 13	10	INTCSI10/ INTST0	End of CSI10 communication/end of UART0 transmission		0018H	
	11	INTTMH1	Match between TMH1 and CMP01 (when compare register is specified)		001AH	
	12	INTTMH0	Match between TMH0 and CMP00 (when compare register is specified)		001CH	
	13	INTTM50	Match between TM50 and CR50 (when compare register is specified)		001EH	
	14	INTTM000	Match between TM00 and CR000 (when compare register is specified), TI010 pin valid edge detection (when capture register is specified)		0020H	
	15	INTTM010	Match between TM00 and CR010 (when compare register is specified), TI000 pin valid edge detection (when capture register is specified)		0022H	
	16	INTAD	End of A/D conversion		0024H	
	17	INTSR0	End of UART0 reception or reception error generation		0026H	
	18	INTWTI	Watch timer reference time interval signal		0028H	
	19	INTTM51	Match between TM51 and CR51 (when compare register is specified)		002AH	
	20	INTKR	Key interrupt detection	External	002CH	(C)
	21	INTWT	Watch timer overflow	Internal	002EH	(A)
	22	INTP6	Pin input edge detection	External	0030H	(B)
	23	INTP7			0032H	

Table 18-1.	Interrunt	Source	l ist ((1/2)
	menupt	oource	LISU	1121

- **Notes 1.** The default priority is the priority applicable when two or more maskable interrupts are generated simultaneously. 0 is the highest priority, and 27 is the lowest.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 18-1.
 - **3.** When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is cleared to 0.


Interrupt	Default		Interrupt Source	Internal/	Vector	Basic
Туре	Priority ^{Note 1} Name		Trigger	External	Table Address	Configuration Type ^{Note 2}
Maskable	24	INTIICO/ INTDMU ^{Note 3}	End of IIC0 communication/end of multiply/divide operation	Internal	0034H	(A)
	25 INTCSI11 ^{Note 3}		End of CSI11 communication		0036H	
	26	INTTM001 ^{Note 3}	Match between TM01 and CR001 (when compare register is specified), TI011 pin valid edge detection (when capture register is specified)		0038H	
	27	INTTM011 ^{Note 3}	Match between TM01 and CR011 (when compare register is specified), TI001 pin valid edge detection (when capture register is specified)		003AH	
Software	_	BRK	BRK instruction execution	_	003EH	(D)
Reset	_	RESET	Reset input	_	0000H	-
		POC	Power-on clear			
		LVI	Low-voltage detection ^{Note 4}			
		WDT	WDT overflow			

Table 18-1. Interrupt Source List (2/2)


- **Notes 1.** The default priority is the priority applicable when two or more maskable interrupts are generated simultaneously. 0 is the highest priority, and 27 is the lowest.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 18-1.
 - 3. The interrupt sources INTDMU, INTCSI11, INTTM001, and INTTM011 are available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.
 - 4. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.

Figure 18-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal maskable interrupt




(B) External maskable interrupt (INTP0 to INTP7)




- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag

Figure 18-1. Basic Configuration of Interrupt Function (2/2)

(C) External maskable interrupt (INTKR)



(D) Software interrupt



- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag
- KRM: Key return mode register

18.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H, IF1L, IF1H)
- Interrupt mask flag register (MK0L, MK0H, MK1L, MK1H)
- Priority specification flag register (PR0L, PR0H, PR1L, PR1H)
- External interrupt rising edge enable register (EGP)
- External interrupt falling edge enable register (EGN)
- Program status word (PSW)

Table 18-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Interrupt	Interr	upt Request	Flag	Inte	rrupt Mask F	lag	Priority	Specificatio	on Flag	
Source			Register			Register			Register	
INTLVI	LVIIF		IF0L	LVIMK		MKOL	LVIPR		PR0L	
INTP0	PIF0			PMK0			PPR0			
INTP1	PIF1			PMK1			PPR1			
INTP2	PIF2			PMK2			PPR2			
INTP3	PIF3			PMK3			PPR3			
INTP4	PIF4			PMK4			PPR4			
INTP5	PIF5			PMK5			PPR5			
INTSRE6	SREIF6			SREMK6			SREPR6			
INTSR6	SRIF6		IF0H	SRMK6		МКОН	SRPR6		PR0H	
INTST6	STIF6			STMK6			STPR6			
INTCSI10 INTST0	CSIIF10 STIF0	DUALIF0 Note 1		CSIMK10 STMK0	DUALMK0 Note 2		CSIPR10 STPR0	DUALPR0 Note 2		
INTTMH1	TMIFH1		+	TMMKH1			TMPRH1		-	
INTTMH0	TMIFHO		+	TMMKH0			TMPRH0		-	
INTTM50	TMIF50		1	TMMK50			TMPR50			
INTTM000	TMIF000		+	TMMK000			TMPR000		-	
INTTM010	TMIF010		+	TMMK010			TMPR010		1	
INTAD	ADIF		IF1L	ADMK SRMK0 WTIMK		MK1L	ADPR	PR1L		
INTSR0	SRIF0		1				SRPR0			
INTWTI	WTIIF		1				WTIPR			
INTTM51	TMIF51		1	TMMK51			TMPR51			
INTKR	KRIF		+	KRMK			KRPR		-	
INTWT	WTIF		1	WTMK			WTPR		-	
INTP6	PIF6		1	PMK6			PPR6			
INTP7	PIF7		1	PMK7			PPR7			
INTIIC0	IICIF0		IF1H	IICMK0		MK1H	IICPR0		PR1H	
INTDMU ^{Note 3}	DMUIF ^{Note 3}		-	DMUMK ^{Note 3}					-	
INTCSI11 ^{Note 3}	CSIIF11 ^{Note 3}	CSIIF11 ^{Note 3}					CSIPR11 ^{Note 3}			
INTTM001 ^{Note 3}	TMIF001 ^{Note}	3	1	TMMK001 ^{Note 3}			TMPR001 ^{Note 3}			
INTTM011 ^{Note 3}	TMIF011 ^{Note}	3	1				TMPR011 ^{Note 3}			

Table 18-2.	Flags Corresponding to Interrupt Request Sources
	riags corresponding to interrupt request courses

Notes 1. If either interrupt source INTCSI10 or INTST0 is generated, these flags are set (1).

- 2. Both interrupt sources INTCSI10 and INTST0 are supported.
- **3.** μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

(1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon RESET input.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

IF0L, IF0H, IF1L, and IF1H are set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H, and IF1L and IF1H are combined to form 16-bit registers IF0 and IF1, they are set by a 16-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Figure 18-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H)

Address: FFE	EOH After res	et: 00H R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IF0L	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	
Address: FFE1H After reset: 00H R/W									
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	DUALIF0	STIF6	SRIF6	
						CSIIF10			
						STIF0			
Address: FFE2H After reset: 00H R/W									
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IF1L	PIF7	PIF6	WTIF	KRIF	TMIF51	WTIIF	SRIF0	ADIF	
Address: FFE3H After reset: 00H R/W									
Symbol	7	6	5	4	<3>	<2>	<1>	<0>	
IF1H	0	0	0	0	TMIF011 ^{Note}	TMIF001 ^{Note}	CSIIF11 ^{Note}	IICIF0	
								DMUIF ^{Note}	
	XXIFX	FX Interrupt request flag							

0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Note μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

- Cautions 1. Be sure to clear bits 1 to 7 of IF1H to 0 for the μ PD78F0531, 78F0532, and 78F0533. Be sure to clear bits 4 to 7 of IF1H to 0 for the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.
 - 2. When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.

Cautions 3. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "_asm("clr1 IF0L, 0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as "IF0L &= 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L and a, #0FEH mov IF0L, a

In this case, even if the request flag of another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

(2) Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

MK0L, MK0H, MK1L, and MK1H are set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H, and MK1L and MK1H are combined to form 16-bit registers MK0 and MK1, they are set by a 16-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Figure 18-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H)

E4H After re	eset: FFH	R/W					
<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
SREMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK
E5H After re	eset: FFH	R/W					
<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
TMMK010	TMMK000	TMMK50	ТММКНО	TMMKH1	DUALMK0 CSIMK0 STMK0	STMK6	SRMK6
			<4>	<3>	<2>	<1>	<0>
PMK7	PMK6	WTMK	KRMK	TMMK51	WTIMK	SRMK0	ADMK
=7H After n	eset: FFH	R/W		I			
7	6	5	4	<3>	<2>	<1>	<0>
1	1	1	1	TMMK011 ^{Note}	TMMK001 ^{Note}	CSIMK11 ^{Note}	IICMK0 DMUMK ^{Note}
ХХМКХ	Interrupt servicing control						
0	Interrupt server	vicing enabled	k				
1	Interrupt server	vicing disable	d				
	<7> SREMK6 E5H After re <7> TMMK010 E6H After re <7> PMK7 E7H After re 7 1 XXMKX 0	<7> <6> SREMK6 PMK5 E5H After reset: FFH I <7> <6> TMMK010 TMMK000 E6H After reset: FFH I <7> <6> PMK7 PMK6 E7H After reset: FFH I 7 6 1 1 XXMKX 0 Interrupt ser	<7> <6> <5> SREMK6 PMK5 PMK4 E5H After reset: FFH R/W <7> <6> <5> TMMK010 TMMK000 TMMK50 E6H After reset: FFH R/W <7> <6> <5> PMK7 PMK6 WTMK E7H After reset: FFH R/W 7 6 5 1 1 1 XXMKX 0 Interrupt servicing enabled	<7> <6> <5> <4> SREMK6 PMK5 PMK4 PMK3 E5H After reset: FFH R/W <7> <6> <5> <4> TMMK010 TMMK000 TMMK50 TMMKH0 E6H After reset: FFH R/W <7> <6> <5> <4> PMK7 PMK6 WTMK KRMK E7H After reset: FFH R/W 7 6 5 4 1 1 1 1 XXMKX Interrupt Interrupt 0 Interrupt servicing enabled Interrupt	<7> <6> <5> <4> <3> SREMK6 PMK5 PMK4 PMK3 PMK2 E5H After reset: FFH R/W <3> <7> <6> <5> <4> <3> TMMK010 TMMK000 TMMK50 TMMKH0 TMMKH1 E6H After reset: FFH R/W <3> <7> <6> <5> <4> <3> PMK7 PMK6 WTMK KRMK TMMK51 E7H After reset: FFH R/W <3> T1 1 1 1 TMMK011 ^{Note} XXMKX Interrupt servicing enabled Interrupt servicing enabled	<7> <6> <5> <4> <3> <2> SREMK6 PMK5 PMK4 PMK3 PMK2 PMK1 E5H After reset: FFH R/W <3> <2> TMMK010 TMMK000 TMMK50 TMMKH0 TMMK11 DUALMK0 CSIMK0 TMMK010 TMMK000 TMMK50 TMMKH0 TMMKH1 DUALMK0 E6H After reset: FFH R/W <3> <2> <7> <6> <5> <4> 3> <2> PMK7 PMK6 WTMK KRMK TMMK51 WTIMK E7H After reset: FFH R/W 7 6 5 4 <3> <2> <td><7> <6> <5> <4> <3> <2> <1> SREMK6 PMK5 PMK4 PMK3 PMK2 PMK1 PMK0 SREMK6 PMK5 PMK4 PMK3 PMK2 PMK1 PMK0 E5H After reset: FFH R/W <3> <2> <1> TMMK010 TMMK000 TMMK50 TMMKH0 TMMKH1 DUALMK0 CSIMK0 STMK0 STMK6 E6H After reset: FFH R/W <3> <2> <1> TMMK50 TMMKH0 TMMKH1 DUALMK0 DUALMK0 CSIMK0 STMK0 STMK6 E6H After reset: FFH R/W <3> <2> <1></td>	<7> <6> <5> <4> <3> <2> <1> SREMK6 PMK5 PMK4 PMK3 PMK2 PMK1 PMK0 SREMK6 PMK5 PMK4 PMK3 PMK2 PMK1 PMK0 E5H After reset: FFH R/W <3> <2> <1> TMMK010 TMMK000 TMMK50 TMMKH0 TMMKH1 DUALMK0 CSIMK0 STMK0 STMK6 E6H After reset: FFH R/W <3> <2> <1> TMMK50 TMMKH0 TMMKH1 DUALMK0 DUALMK0 CSIMK0 STMK0 STMK6 E6H After reset: FFH R/W <3> <2> <1>

Note μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

Caution Be sure to set bits 1 to 7 of MK1H to 1 for the μPD78F0531, 78F0532, and 78F0533. Be sure to set bits 4 to 7 of MK1H to 1 for the μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

(3) Priority specification flag registers (PR0L, PR0H, PR1L, PR1H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority order. PR0L, PR0H, PR1L, and PR1H are set by a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H, and PR1L and PR1H are combined to form 16-bit registers PR0 and PR1, they are set by a 16-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Figure 18-4. Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L, PR1H)

Address: FFI	Address: FFE8H After reset: FFH R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
PROL	SREPR6	PPR5	PPR4	PPR3	PPR2	PPR1	PPR0	LVIPR	
Address: FFI	Address: FFE9H After reset: FFH R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
PR0H	TMPR010	TMPR000	TMPR50	TMPRH0	TMPRH1	DUALPR0	STPR6	SRPR6	
						CSIPR10 STPR0			
						SIPRU			
Address: FFI	Address: FFEAH After reset: FFH R/W								
		esel. FFII	N/ V V						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
PR1L	PPR7	PPR6	WTPR	KRPR	TMPR51	WTIPR	SRPR0	ADPR	
Address: FFI	EBH After r	eset: FFH	R/W						
Symbol	7	6	5	4	<3>	<2>	<1>	<0>	
PR1H	1	1	1	1	TMPR011 ^{№te}	TMPR001 [№]	CSIPR11 ^{Note}	IICPR0	
	XXPRX	Priority level selection							
	0	High priority	level						
	1	Low priority	Low priority level						

Note μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

Caution Be sure to set bits 1 to 7 of PR1H to 1 for the μ PD78F0531, 78F0532, and 78F0533. Be sure to set bits 4 to 7 of PR1H to 1 for the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

(4) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN) These registers specify the valid edge for INTP0 to INTP7.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Figure 18-5. Format of External Interrupt Rising Edge Enable Register (EGP) and External Interrupt Falling Edge Enable Register (EGN)

Address: FF4	48H After re	eset: 00H I	R/W					
Symbol	7	6	5	4	3	2	1	0
EGP	EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0
Address: FF4	Address: FF49H After reset: 00H R/W							
Symbol	7	6	5	4	3	2	1	0
EGN	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0

EGPn	EGNn	INTPn pin valid edge selection ($n = 0$ to 7)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Table 18-3 shows the ports corresponding to EGPn and EGNn.

Detection Enable Register		Edge Detection Port	Interrupt Request Signal
EGP0	EGN0	P120	INTP0
EGP1	EGN1	P30	INTP1
EGP2	EGN2	P31	INTP2
EGP3	EGN3	P32	INTP3
EGP4	EGN4	P33	INTP4
EGP5	EGN5	P16	INTP5
EGP6	EGN6	P140	INTP6
EGP7	EGN7	P141	INTP7

Table 18-3. Ports Corresponding to EGPn and EGNn

Caution Select the port mode by clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.

Remark n = 0 to 7

(5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP flag that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP flag. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

RESET input sets PSW to 02H.




Figure 18-6. Format of Program Status Word

18.4 Interrupt Servicing Operations

18.4.1 Maskable interrupt acknowledgement

A maskable interrupt becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request (when the ISP flag is reset to 0). The times from generation of a maskable interrupt request until interrupt servicing is performed are listed in Table 18-4 below.

For the interrupt request acknowledgement timing, see Figures 18-8 and 18-9.

	Minimum Time	Maximum Time ^{Note}
When \times PR = 0	7 clocks	32 clocks
When ××PR = 1	8 clocks	33 clocks

Table 18-4	. Time from Generation	of Maskable Interrupt Until Servicing
------------	------------------------	---------------------------------------

Note If an interrupt request is generated just before a divide instruction, the wait time becomes longer.

Remark 1 clock: 1/fcpu (fcpu: CPU clock)


If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 18-7 shows the interrupt request acknowledgement algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP flag. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.



Any high-priority interrupt request among those simultaneously generated with xxPR = 0?

Any high-priority

those simultaneously

IE = 1?

ISP = 1?

Vectored interrupt servicing

No

No

Yes

Yes

Yes

Yes

No

No

Interrupt request held pending

Interrupt request held pending

Interrupt request held pending

Interrupt request held pending

Any high-priority interrupt request among those

simultaneously generated with ××PR = 0?

IE = 1?

Vectored interrupt servicing

No

Yes

Yes

No



××IF: Interrupt request flag

××MK: Interrupt mask flag

Interrupt request held pending

Interrupt request held pending

××PR: Priority specification flag

IE: Flag that controls acknowledgement of maskable interrupt request (1 = Enable, 0 = Disable)

ISP: Flag that indicates the priority level of the interrupt currently being serviced (0 = high-priority interrupt servicing, 1 = No interrupt request acknowledged, or low-priority interrupt servicing)





Figure 18-8. Interrupt Request Acknowledgement Timing (Minimum Time)







Remark 1 clock: 1/fcpu (fcpu: CPU clock)

18.4.2 Software interrupt request acknowledgement

A software interrupt acknowledge is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (003EH, 003FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Do not use the RETI instruction for restoring from the software interrupt.

18.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt. Multiple interrupt servicing does not occur unless the interrupt request acknowledgement enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgement becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgement.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 18-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 18-10 shows multiple interrupt servicing examples.

 Table 18-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing


 During Interrupt Servicing

Multiple Interrupt Request			Software			
		PR	= 0 PR = 1		Interrupt	
Interrupt Being Serviced		IE = 1	IE = 0	IE = 1	IE = 0	Request
Maskable interrupt	ISP = 0	0	×	×	×	0
	ISP = 1	0	×	0	×	0
Software interrupt		0	×	0	×	0

Remarks 1. O: Multiple interrupt servicing enabled


- 2. ×: Multiple interrupt servicing disabled
- 3. ISP and IE are flags contained in the PSW.
 - ISP = 0: An interrupt with higher priority is being serviced.
 - ISP = 1: No interrupt request has been acknowledged, or an interrupt with a lower priority is being serviced.
 - IE = 0: Interrupt request acknowledgement is disabled.
 - IE = 1: Interrupt request acknowledgement is enabled.
- 4. PR is a flag contained in PR0L, PR0H, PR1L, and PR1H.
 - PR = 0: Higher priority level
 - PR = 1: Lower priority level


Figure 18-10. Examples of Multiple Interrupt Servicing (1/2)



Example 1. Multiple interrupt servicing occurs twice

During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.





Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 0: Higher priority level
- PR = 1: Lower priority level
- IE = 0: Interrupt request acknowledgment disabled




Figure 18-10. Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 0: Higher priority level
- IE = 0: Interrupt request acknowledgement disabled


18.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued for them while another instruction is being executed, request acknowledgement is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW. bit, CY
- MOV1 CY, PSW. bit
- AND1 CY, PSW. bit
- OR1 CY, PSW. bit
- XOR1 CY, PSW. bit
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW. bit, \$addr16
- BF PSW. bit, \$addr16
- BTCLR PSW. bit, \$addr16
- El
- DI
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, MK0L, MK0H, MK1L, MK1H, PR0L, PR0H, PR1L, and PR1H registers.
- Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 18-11 shows the timing at which interrupt requests are held pending.

Figure 18-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

CHAPTER 19 KEY INTERRUPT FUNCTION

19.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a falling edge to the key interrupt input pins (KR0 to KR7).

Flag	Description
KRM0	Controls KR0 signal in 1-bit units.
KRM1	Controls KR1 signal in 1-bit units.
KRM2	Controls KR2 signal in 1-bit units.
KRM3	Controls KR3 signal in 1-bit units.
KRM4	Controls KR4 signal in 1-bit units.
KRM5	Controls KR5 signal in 1-bit units.
KRM6	Controls KR6 signal in 1-bit units.
KRM7	Controls KR7 signal in 1-bit units.

 Table 19-1. Assignment of Key Interrupt Detection Pins


19.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Table 19-2. C	Configuration of Ke	y Interrupt
---------------	---------------------	-------------

Item	Configuration
Control register	Key return mode register (KRM)

Figure 19-1. Block Diagram of Key Interrupt




19.3 Register Controlling Key Interrupt

(1) Key return mode register (KRM)

This register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals, respectively. KRM is set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears KRM to 00H.

Figure 19-2. Format of Key Return Mode Register (KRM)

Address: FF6EH After reset: 00H R/W



KRMn	Key interrupt mode control			
0	oes not detect key interrupt signal			
1	Detects key interrupt signal			

- Cautions 1. If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.
 - 2. If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. Clear the interrupt request flag and enable interrupts.
 - 3. The bits not used in the key interrupt mode can be used as normal ports.

CHAPTER 20 STANDBY FUNCTION

20.1 Standby Function and Configuration

20.1.1 Standby function

The standby function is designed to reduce the operating current of the system. The following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, high-speed Ring-OSC oscillator, low-speed Ring-OSC oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and high-speed Ring-OSC oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. The subsystem clock oscillation cannot be stopped. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
 - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.
 - 3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.

20.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For the registers that start, stop, or select the clock, see **CHAPTER 5 CLOCK GENERATOR**.

(1) Oscillation stabilization time counter status register (OSTC)

6

5

This is the status register of the X1 clock oscillation stabilization time counter. If the high-speed Ring-OSC clock or subsystem clock is used as the CPU clock, the X1 clock oscillation stabilization time can be checked. OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

Reset release (reset by RESET input, POC, LVI, and WDT), the STOP instruction, and MSTOP (bit 7 of MOC register) = 1 clear OSTC to 00H.

Figure 20-1. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

4

Address: FFA3H After reset: 00H R 7

Symbol OSTC

0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16
	1		r	1	1		
MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation	stabilization t	ime status
						fx = 10 MHz	fx = 20 MHz
1	0	0	0	0	2 ¹¹ /fx min.	204.8 <i>µ</i> s min.	102.4 <i>µ</i> s min.
1	1	0	0	0	2 ¹³ /fx min.	819.2 <i>µ</i> s min.	409.6 <i>µ</i> s min.
1	1	1	0	0	2 ¹⁴ /fx min.	1.64 ms min.	819.2 <i>µ</i> s min.
1	1	1	1	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.
1	1	1	1	1	2 ¹⁶ /fx min.	6.55 ms min.	3.27 ms min.

3

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

- 2. If the STOP mode is entered and then released while the high-speed Ring-OSC clock or subsystem clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS


2

1

0

The oscillation stabilization time counter counts only during the oscillation stabilization time set by OSTS. Therefore, note that only the statuses during the oscillation stabilization time set by OSTS are set to OSTC after STOP mode has been released.

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

(2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when STOP mode is released. The wait time set by OSTS is valid only after STOP mode is released when the X1 clock is selected as the CPU clock. After STOP mode is released when the high-speed Ring-OSC clock is selected, check the X1 clock oscillation stabilization time using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 05H.

Figure 20-2	. Format of Oscillation St	tabilization Time Select Register (OSTS)
-------------	----------------------------	--

Address: FF	A4H After	reset: 05H	R/W						
Symbol	7	6	5	4	3	2	1	0	_
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	


OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection			
				fx = 10 MHz	fx = 20 MHz	
0	0	1	2 ¹¹ /fx	204.8 <i>µ</i> s	102.4 <i>μ</i> s	
0	1	0	2 ¹³ /fx	819.2 <i>μ</i> s	409.6 <i>μ</i> s	
0	1	1	2 ¹⁴ /fx	1.64 ms	819.2 <i>μ</i> s	
1	0	0	2 ¹⁵ /fx	3.27 ms	1.64 ms	
1	0	1	2 ¹⁶ /fx	6.55 ms	3.27 ms	
0	ther than abo	ve	Setting prohib	pited		

Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.

- 2. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
- 3. If the STOP mode is entered and then released while the high-speed Ring-OSC clock or subsystem clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The oscillation stabilization time counter counts only during the oscillation stabilization time set by OSTS. Therefore, note that only the statuses during the oscillation stabilization time set by OSTS are set to OSTC after STOP mode has been released.

4. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

20.2 Standby Function Operation

20.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed Ring-OSC clock, or subsystem clock. The operating statuses in the HALT mode are shown below.

HALT M	ode Setting	When HALT Instruction Is	s Executed While CPU Is Operat	ting on Main System Clock		
Item		When CPU Is Operating on High-Speed Ring-OSC Clock (f _{RH})	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (f _{EXCLK})		
System clock		Clock supply to the CPU is stop	pped			
Main system clo	ck frн	Operation continues (cannot Status before HALT mode was set is retained be stopped)				
	fx	Status before HALT mode was set is retained	Operation continues (cannot be stopped)	Status before HALT mode was set is retained		
	fexclk	Operates or stops by external of	lock input	Operation continues (cannot be stopped)		
Subsystem clock	к fxт	Status before HALT mode was	set is retained			
	f exclks	Operates or stops by external of	lock input			
frl		Status before HALT mode was	set is retained			
CPU		Operation stopped				
Flash memory		Operation stopped				
RAM		Status before HALT mode was set is retained				
Regulator		Operates in normal mode				
Port (latch)		Status before HALT mode was set is retained				
16-bit timer/event	00	Operable				
counter	01 ^{Note}					
8-bit timer/event	50					
counter	51					
8-bit timer	HO					
	H1					
Watch timer						
Watchdog timer		Operable. Clock supply to watchdog timer stops when "low-speed Ring-OSC oscillation can be stopped by software" is set by option byte.				
A/D converter		Operable				
Serial interface	JART0					
UART6						
CSI10						
(CSI11 ^{Note}					
1	IC0					
Multiplier/divider ^{Note}						
Power-on-clear funct	tion					
Low-voltage detection	n function					
External interrupt						

Table 20-1. Operating Statuses in HALT Mode (1/2)

Note μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

Remark free: High-speed Ring-OSC oscillation clock

- fx: X1 clock
- fexclk: External main system clock
- fxT: XT1 clock
- fexclks: External subsystem clock
- fRL: Low-speed Ring-OSC oscillation clock

HALT Mode Setting		Setting	When HALT Instruction Is Executed Wh	ile CPU Is Operating on Subsystem Clock			
Item			When CPU Is Operating on XT1 Clock (fxt)	When CPU Is Operating on External Subsystem Clock (fexclks)			
System clock			Clock supply to the CPU is stopped				
Main system o	lock	fгн	Status before HALT mode was set is retained				
		fx					
	Γ	fexclk	Operates or stops by external clock input				
Subsystem clo	ock	fхт	Operation continues (cannot be stopped)	Status before HALT mode was set is retained			
		f exclks	Operates or stops by external clock input	Operation continues (cannot be stopped)			
frL			Status before HALT mode was set is retained				
CPU			Operation stopped				
Flash memory			Operation stopped				
RAM			Status before HALT mode was set is retained				
Regulator			Operates in low-operating current mode when high-speed Ring-OSC clock (fRH) oscillation is stopped. Operates in normal mode when high-speed Ring-OSC clock (fRH) oscillates.				
Port (latch)			Status before HALT mode was set is retained				
16-bit timer/event		00	Operable				
counter		01 ^{Note}					
8-bit timer/event		50					
counter		51					
8-bit timer		H0					
		H1					
Watch timer							
Watchdog timer			Operable. Clock supply to watchdog timer stops when "low-speed Ring-OSC oscillation can be stopped by software" is set by option byte.				
A/D converter			Operable. However, operation disabled when peripheral hardware clock (fprs) is stopped.				
Serial interface	UAR	T0	Operable				
	UAR	T6					
	CSI1	10					
	CSI1	11 ^{Note}					
	IIC0						
Multiplier/divider ^{Not}	e						
Power-on-clear fu	nction						
Low-voltage detect	tion fu	nction					
External interrupt							

Table 20-1.	Operating Statuses in HALT Mode (2/2	2)
-------------	--------------------------------------	----

Note μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

 Remark
 fRH:
 High-speed Ring-OSC oscillation clock

 fx:
 X1 clock

fexclk: External main system clock

fxT: XT1 clock


- fexclks: External subsystem clock
- fRL: Low-speed Ring-OSC oscillation clock


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgement is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgement is disabled, the next address instruction is executed.






- **Remarks 1.** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.
 - 2. The wait time is as follows:
 - When vectored interrupt servicing is carried out: 8 or 9 clocks
 - When vectored interrupt servicing is not carried out: 2 or 3 clocks

(b) Release by reset signal input (reset by RESET pin, reset by WDT, POC, LVI)


When the reset signal is input, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 20-4. HALT Mode Release by Reset Signal Input


(1) When high-speed system clock is used as CPU clock







(3) When subsystem clock is used as CPU clock



Remark fx: X1 clock oscillation frequency

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0	1	×	0	instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	HALT mode held
Reset signal input	_	_	×	×	Reset processing

Table 20-2. Operation in Response to Interrupt Request in HALT Mode

×: don't care

20.2.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the main system clock.

Caution Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.

The operating statuses in the STOP mode are shown below.


STOP Mode Setting		g When STOP Instruction Is	s Executed While CPU Is Operat	ing on Main System Clock			
Item		When CPU Is Operating on High-Speed Ring-OSC Clock (fRH)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (fexclk)			
System clock		Clock supply to the CPU is stop	ped				
Main system c	lock free	Stopped					
	fx						
	f exclk	Input invalid					
Subsystem clo	ck fxT	Status before STOP mode was	set is retained				
	f exclk	Operates or stops by external c	lock input				
frL		Status before STOP mode was	set is retained				
CPU		Operation stopped					
Flash memory		Operation stopped					
RAM		Status before STOP mode was	set is retained				
Regulator		Operates in low-operating curre	Operates in low-operating current mode				
Port (latch)		Status before STOP mode was set is retained					
16-bit timer/event	00	Operation stopped					
counter	01 ^{Not}						
8-bit timer/event	50	Operable only when TI50 is sele	Operable only when TI50 is selected as the count clock				
counter	51	Operable only when TI51 is sele	Operable only when TI51 is selected as the count clock				
8-bit timer	HO	Operable only when TM50 output is selected as the count clock during 8-bit timer/event counter 50 operation					
	H1	Operable only when $f_{RL}/2^{7}$ is selected as the count clock					
Watch timer		Operable only when subsystem clock is selected as the count clock					
Watchdog timer		Operable. Clock supply to watchdog timer stops when "low-speed Ring-OSC oscillation can be stopped by software" is set by option byte.					
A/D converter		Operation stopped					
Serial interface	UART0	Operable only when TM50 output is selected as the serial clock during 8-bit timer/event counter					
	UART6	50 operation					
	CSI10	Operable only when external clo	Operable only when external clock is selected as the serial clock				
CSI11 ^{Note}]					
	IIC0						
Multiplier/divider ^{Note}		Operation stopped	Operation stopped				
Power-on-clear fur	nction	Operable					
Low-voltage detect	tion function						
External interrupt							


Table 20-3. Operating Statuses in STOP
--

Note μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only (Cautions are listed on the next page.)

Remark	frн:	High-speed Ring-OSC oscillation clock
	fx:	X1 clock
	fexclk:	External main system clock
	fxT:	XT1 clock
	fexclks:	External subsystem clock
	frL:	Low-speed Ring-OSC oscillation clock

- Cautions 1. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.
 - Even if "low-speed Ring-OSC oscillation can be stopped by software" is selected by the option byte, the low-speed Ring-OSC oscillation continues in the STOP mode in the status before the STOP mode is set. To stop the low-speed Ring-OSC oscillation in the STOP mode, stop it by software and then execute the STOP instruction.
 - 3. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the high-speed Ring-OSC clock before the next execution of the STOP instruction. Before changing the CPU clock from the high-speed Ring-OSC to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).
 - 4. If the STOP instruction is executed with AMPH set to 1 when the high-speed Ring-OSC clock or external main system clock is used as the CPU clock, the clock is supplied to the CPU 5 μ s (MIN.) after the STOP mode has been released. If the X1 clock is used as the CPU clock, oscillation stabilization time is counted after the STOP mode has been released, regardless of the set value of AMPH.
- (2) STOP mode release






The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request


When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 20-6. STOP Mode Release by Interrupt Request Generation



(1) When high-speed system clock is used as CPU clock

(2) When high-speed Ring-OSC clock is used as CPU clock




Remark The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Oscillation stabilization time (set by OSTS)

(b) Release by reset signal input (reset by RESET pin, reset by WDT, POC, LVI)


When the reset signal is input, STOP mode is released and a reset operation is performed after the oscillation stabilization time has elapsed.

Figure 20-7. STOP Mode Release by Reset Signal Input



(1) When high-speed system clock is used as CPU clock





Remark fx: X1 clock oscillation frequency

Table 20-4. Operation in Response to Interrupt Request in STOP Mode

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0	1	×	0	instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	STOP mode held
Reset signal input	_	_	×	×	Reset processing

×: don't care

CHAPTER 21 RESET FUNCTION

The following four operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (4) Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)


External and internal resets have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H when the reset signal is input.

A reset is applied when a low level is input to the RESET pin, the watchdog timer overflows, or by POC and LVI circuit voltage detection, and each item of hardware is set to the status shown in Tables 21-1 and 21-2. Each pin is high impedance during reset input or during the oscillation stabilization time just after a reset release, except for P130, which is low-level output.

When a high level is input to the \overrightarrow{RESET} pin, the reset is released and program execution starts using the high-speed Ring-OSC clock. A reset generated by the watchdog timer is automatically released after the reset, and program execution starts using the high-speed Ring-OSC clock (see **Figures 21-2** to **21-4**). Reset by POC and LVI circuit power supply detection is automatically released when $V_{DD} \ge V_{POC}$ or $V_{DD} \ge V_{LVI}$ after the reset, and program execution starts using the high-speed Ring-OSC clock (see **CHAPTER 22 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 23 LOW-VOLTAGE DETECTOR**).

Cautions 1. For an external reset, input a low level for 10 μ s or more to the RESET pin.

- During reset input, the X1 clock, XT1 clock, high-speed Ring-OSC clock, and low-speed Ring-OSC clock stop oscillating. External main system clock input and external subsystem clock input become invalid.
- 3. When the STOP mode is released by a reset, the STOP mode contents are held during reset input. However, the port pins become high-impedance, except for P130, which is set to low-level output.



Caution An LVI circuit internal reset does not reset the LVI circuit.

Remarks 1. LVIM: Low-voltage detection register

2. LVIS: Low-voltage detection level selection register





Figure 21-2. Timing of Reset by RESET Input

Note Set P130 to high-level output by software.

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.





Note Set P130 to high-level output by software.

Caution A watchdog timer internal reset resets the watchdog timer.

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.




Figure 21-4. Timing of Reset in STOP Mode by RESET Input

Note Set P130 to high-level output by software.

- **Remarks 1.** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.
 - 2. For the reset timing of the power-on-clear circuit and low-voltage detector, see CHAPTER 22 POWER-ON-CLEAR CIRCUIT and CHAPTER 23 LOW-VOLTAGE DETECTOR.

ltem		During Reset Period	
System clock		Clock supply to the CPU is stopped.	
Main system clock fкн fx		Operation stopped	
		Operation stopped (pin is I/O port mode)	
	fexclk	Clock input invalid (pin is I/O port mode)	
Subsystem clock	fхт	Operation stopped (pin is I/O port mode)	
	f exclks	Clock input invalid (pin is I/O port mode)	
frL		Operation stopped	
CPU			
Flash memory			
RAM			
Regulator		Operable	
Port (latch)		Operation stopped	
16-bit timer/event	00		
counter	01 ^{Note}		
8-bit timer/event	50		
counter	51		
8-bit timer	H0		
H1			
Watch timer			
Watchdog timer			
A/D converter			
Serial interface	ART0		
	ART6		
	SI10		
CSI11		_	
IICO			
Multiplier/divider ^{Note}			
Power-on-clear funct		Operable	
Low-voltage detection function		Operation stopped	
External interrupt			

Table 21-1. Operation Statuses During Reset Period

Note μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

Remark free: High-speed Ring-OSC oscillation clock

fx: X1 oscillation clock

fexclk: External main system clock

fxT: XT1 oscillation clock

fexclks: External subsystem clock

fRL: Low-speed Ring-OSC oscillation clock

	After Reset Acknowledgment ^{Note 1}	
Program counter (PC)	The contents of the reset vector table (0000H, 0001H) are set.	
Stack pointer (SP)		Undefined
Program status word ((PSW)	02H
RAM	Data memory	Undefined ^{Note 2}
	General-purpose registers	Undefined ^{Note 2}
Port registers (P0 to P	7, P12 to P14) (output latches)	00H
Port mode registers (F	PM0 to PM7, PM12, PM14)	FFH
Pull-up resistor option	registers (PU0, PU1, PU3 to PU5, PU7, PU12, PU14)	00H
Internal memory size s	switching register (IMS)	CFH
Internal expansion RA	M size switching register (IXS)	0CH
Bank select register (E	BANK)	00H
Processor clock control	ol register (PCC)	01H
Clock operation mode	select register (OSCCTL)	00H
Ring-OSC mode regis	ter (RCM)	80H
Main clock mode regis	ster (MCM)	00H
Main OSC control regi	ister (MOC)	80H
Oscillation stabilization time select register (OSTS)		05H
Oscillation stabilization	n time counter status register (OSTC)	00H
16-bit timer/event	Timer counters 00, 01 (TM00, TM01)	0000H
counters 00, 01 ^{Note 3}	Capture/compare registers 000, 010, 001, 011 (CR000, CR010, CR001, CR011)	0000H
	Mode control registers 00, 01 (TMC00, TMC01)	00H
	Prescaler mode registers 00, 01 (PRM00, PRM01)	00H
	Capture/compare control registers 00, 01 (CRC00, CRC01)	00H
	Timer output control registers 00, 01 (TOC00, TOC01)	00H
8-bit timer/event	Timer counters 50, 51 (TM50, TM51)	00H
counters 50, 51	Compare registers 50, 51 (CR50, CR51)	00H
	Timer clock selection registers 50, 51 (TCL50, TCL51)	00H
	Mode control registers 50, 51 (TMC50, TMC51)	00H
8-bit timers H0, H1	Compare registers 00, 10, 01, 11 (CMP00, CMP10, CMP01, CMP11)	00H
	Mode registers (TMHMD0, TMHMD1)	00H
	Carrier control register 1 (TMCYC1) ^{Note 4}	00H
Watch timer	Operation mode register (WTM)	00H
Clock output/buzzer output controller	Clock output selection register (CKS)	00H

Table 21-2. Hardware Statuses After Reset Acknowledgment (1/3)

Notes 1. During reset input or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.

- 3. 16-bit timer/event counter 01 is available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.
- 4. 8-bit timer H1 only.

	Hardware	Status After Reset Acknowledgment
Watchdog timer	Enable register (WDTE)	1AH/9AH ^{Note 1}
A/D converter	10-bit A/D conversion result register (ADCR)	0000H
	8-bit A/D conversion result register (ADCRH)	00H
	Mode register (ADM)	00H
	Analog input channel specification register (ADS)	00H
	A/D port configuration register (ADPC)	00H
Serial interface UART0	Receive buffer register 0 (RXB0)	FFH
	Transmit shift register 0 (TXS0)	FFH
	Asynchronous serial interface operation mode register 0 (ASIM0)	01H
	Asynchronous serial interface reception error status register 0 (ASIS0)	00H
	Baud rate generator control register 0 (BRGC0)	1FH
Serial interface UART6	Receive buffer register 6 (RXB6)	FFH
	Transmit buffer register 6 (TXB6)	FFH
	Asynchronous serial interface operation mode register 6 (ASIM6)	01H
	Asynchronous serial interface reception error status register 6 (ASIS6)	00H
	Asynchronous serial interface transmission status register 6 (ASIF6)	00H
	Clock selection register 6 (CKSR6)	00H
	Baud rate generator control register 6 (BRGC6)	FFH
	Asynchronous serial interface control register 6 (ASICL6)	16H
	Input switch control register (ISC)	00H
Serial interfaces CSI10,	Transmit buffer registers 10, 11 (SOTB10, SOTB11)	00H
CSI11 ^{Note 2}	Serial I/O shift registers 10, 11 (SIO10, SIO11)	00H
	Serial operation mode registers 10, 11 (CSIM10, CSIM11)	00H
	Serial clock selection registers 10, 11 (CSIC10, CSIC11)	00H
Serial interface IIC0	Shift register 0 (IIC0)	00H
	Control register 0 (IICC0)	00H
	Slave address register 0 (SVA0)	00H
	Clock selection register 0 (IICCL0)	00H
	Function expansion register 0 (IICX0)	00H
	Status register 0 (IICS0)	00H
	Flag register 0 (IICF0)	00H
Multiplier/divider ^{Note 2}	Remainder data register 0 (SDR0)	0000H
	Multiplication/division data register A0 (MDA0H, MDA0L)	0000H
	Multiplication/division data register B0 (MDB0)	0000H
	Multiplier/divider control register 0 (DMUC0)	00H
Key interrupt	Key return mode register (KRM)	00H

Table 21-2.	Hardware Statuses	After Reset	Acknowledgment (2/3)
-------------	-------------------	-------------	------------------	------

Notes 1. The reset value of WDTE is determined by the option byte setting.

^{2.} Serial interface CSI11 and multiplier/divider are available only in the μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D.

	Status After Reset Acknowledgment	
Reset function	Reset control flag register (RESF)	00H ^{Note}
Low-voltage detector	Low-voltage detection register (LVIM)	00H ^{Note}
	Low-voltage detection level selection register (LVIS)	00H ^{Note}
Interrupt	Request flag registers 0L, 0H, 1L, 1H (IF0L, IF0H, IF1L, IF1H)	00H
	Mask flag registers 0L, 0H, 1L, 1H (MK0L, MK0H, MK1L, MK1H)	FFH
	Priority specification flag registers 0L, 0H, 1L, 1H (PR0L, PR0H, PR1L, PR1H)	FFH
	External interrupt rising edge enable register (EGP)	00H
	External interrupt falling edge enable register (EGN)	00H

Table 21-2. Hardware Statuses After Reset Acknowledgment (3/3)

Note These values vary depending on the reset source.

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Register				
RESF	See Table 21-3.			
LVIM	Cleared (00H)	Cleared (00H)	Cleared (00H)	Held
LVIS				


21.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0/KE2. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset input by power-on-clear (POC) circuit, and reading RESF clear RESF to 00H.

Figure 21-5. Format of Reset Control Flag Register (RESF)



WDTRF	Internal reset request by watchdog timer (WDT)		
0	Internal reset request is not generated, or RESF is cleared.		
1	Internal reset request is generated.		

LVIRF	Internal reset request by low-voltage detector (LVI)		
0	Internal reset request is not generated, or RESF is cleared.		
1	Internal reset request is generated.		

Note The value after reset varies depending on the reset source.

Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 21-3.

 Table 21-3.
 RESF Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Flag				
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
LVIRF			Held	Set (1)

CHAPTER 22 POWER-ON-CLEAR CIRCUIT

22.1 Functions of Power-on-Clear Circuit

The power-on-clear circuit (POC) has the following functions.


- Generates internal reset signal at power on.
- Compares supply voltage (V_{DD}) and detection voltage (V_{POC} = 1.5 V ±0.2 V^{Note}), generates internal reset signal when V_{DD} < V_{POC}, and releases reset when V_{DD} ≥ V_{POC}.


Note This value may change after evaluation.

- Caution If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.
- **Remark** This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset cause is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT) or low-voltage-detector (LVI). RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT or LVI. For details of RESF, see **CHAPTER 21 RESET FUNCTION**.

22.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 22-1.





22.3 Operation of Power-on-Clear Circuit

(VPOC)

In the power-on-clear circuit, the supply voltage (V_{DD}) and detection voltage (V_{POC}) are compared, an internal reset signal is generated when $V_{DD} < V_{POC}$, and reset is released when $V_{DD} \ge V_{POC}$.








Note The rise time of the supply voltage is 0.5 V/ms (TYP.).

Note



Time

22.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the POC detection voltage (V_{POC}), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 22-3. Example of Software Processing After Reset Release (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage



Notes 1. If reset is generated again during this period, initialization processing is not started.

2. A flowchart is shown on the next page.




Figure 22-3. Example of Software Processing After Reset Release (2/2)

Checking reset cause

CHAPTER 23 LOW-VOLTAGE DETECTOR

23.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) has the following functions.


- Compares supply voltage (VDD) and detection voltage (VLVI), and generates an internal interrupt signal or internal reset signal when VDD < VLVI. Detection levels (16 levels) of supply voltage can be changed by software.
- Compares a voltage input from an external input pin (EXLVI) with the detection voltage (VEXLVI = 1.21 V^{Note}), and generates an internal interrupt signal or internal reset signal when EXLVI < VEXLVI.
- The supply voltage (VDD) or voltage input from an external input pin (EXLVI) can be selected by software.
- Interrupt or reset function can be selected by software.
- Operable in STOP mode.


Note This value may change after evaluation.

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, see **CHAPTER 21 RESET FUNCTION**.

23.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown in Figure 23-1.





23.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detection register (LVIM)
- Low-voltage detection level selection register (LVIS)
- Port mode register 12 (PM12)

(1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode. This register can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears LVIM to 00H.

Figure 23-2. Format of Low-Voltage Detection Register (LVIM)

Address: FFBEH After reset: 00H R/WNote 1

Symbol	<7>	6	5	4	3	<2>	<1>	<0>
LVIM	LVION	0	0	0	0	LVISEL	LVIMD	LVIF

LVION Notes 2, 3	Enables low-voltage detection operation
0	Disables operation
1	Enables operation

L١	VISEL ^{Note 2}	Voltage detection selection			
	0	Detects level of supply voltage (VDD)			
	1	Detects level of input voltage from external input pin (EXLVI)			

LVIMD ^{Note 2}	Low-voltage detection operation mode selection					
0	• LVISEL = 0: Generates interrupt signal when supply voltage (V _{DD}) < detection voltage (V _{LVI})					
	• LVISEL = 1: Generates interrupt signal when input voltage from external input pin (EXLVI) < detection voltage (VEXLVI)					
1	 LVISEL = 0: Generates internal reset signal when supply voltage (VDD) < detection voltage (VLVI) 					
	• LVISEL = 1: Generates internal reset signal when input voltage from external input pin (EXLVI) < detection voltage (VEXLVI)					

LVIF ^{Note 4}	Low-voltage detection flag						
0	 LVISEL = 0: Supply voltage (V_{DD}) ≥ detection voltage (V_{LVI}), or when operation is disabled LVISEL = 1: Input voltage from external input pin (EXLVI) ≥ detection voltage (V_{EXLVI}), 						
	or when operation is disabled						
1	• LVISEL = 0: Supply voltage (VDD) < detection voltage (VLVI)						
	• LVISEL = 1: Input voltage from external input pin (EXLVI) < detection voltage (VEXLVI)						

Notes 1. Bit 0 is read-only.

- **2.** LVION, LVIMD, and LVISEL are cleared to 0 in the case of a reset other than an LVI reset. These are not cleared to 0 in the case of an LVI reset.
- **3.** When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to wait for an operation stabilization time (10 μ s (TYP.)^{Note 5}) when LVION is set to 1 until the voltage is confirmed at LVIF.
- **4.** The value of LVIF is output as the interrupt request signal INTLVI when LVION = 1 and LVIMD = 0.
- 5. This value may change after evaluation.

Cautions 1. To stop LVI, follow either of the procedures below.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.
- 2. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

*

*

(2) Low-voltage detection level selection register (LVIS)

This register selects the low-voltage detection level. This register can be set by a 1-bit or 8-bit memory manipulation instruction. $\overline{\mathsf{RESET}}$ input clears LVIS to 00H.

Figure 23-3.	Format of Low-Voltag	e Detection Level	Selection I	Register ((I VIS)
1 iguic 20 0.	I Office Of Low Voltag			inegister (

Address:	FFBFH	After reset: 00H	H R/W					
Symbol	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0

LVIS3	LVIS2	LVIS1	LVIS0	Detection level
0	0	0	0	V _{LVI0} (4.20 V ±0.1 V)
0	0	0	1	V _{LVI1} (4.05 V ±0.1 V)
0	0	1	0	V _{LVI2} (3.91 V ±0.1 V)
0	0	1	1	V _{LVI3} (3.76 V ±0.1 V)
0	1	0	0	V _{LVI4} (3.61 V ±0.1 V)
0	1	0	1	V _{LVI5} (3.47 V ±0.1 V)
0	1	1	0	V _{LVI6} (3.32 V ±0.1 V)
0	1	1	1	VLVI7 (3.17 V ±0.1 V)
1	0	0	0	V _{LVI8} (3.03 V ±0.1 V)
1	0	0	1	V _{LVI9} (2.88 V ±0.1 V)
1	0	1	0	VLVI10 (2.73 V ±0.1 V)
1	0	1	1	V _{LVI11} (2.59 V ±0.1 V)
1	1	0	0	VLVI12 (2.44 V ±0.1 V)
1	1	0	1	VLVI13 (2.29 V ±0.1 V)
1	1	1	0	VLVI14 (2.15 V ±0.1 V)
1	1	1	1	VLVI15 (2.00 V ±0.1 V)

Cautions 1. Be sure to clear bits 4 to 7 to 0.

- 2. Do not change the value of LVIS during LVI operation.
- 3. When an input voltage from the external input pin (EXLVI) is detected, the detection voltage (VEXLVI = 1.21 V^{Note}) is fixed. Therefore, setting of LVIS is not necessary.

Note This value may change after evaluation.


(3) Port mode register 12 (PM12)

When using the P120/EXLVI/INTP0 pin for external low-voltage detection potential input, set PM120 to 1. At this time, the output latch of P120 may be 0 or 1.

PM12 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM12 to FFH.

Figure 23-4. Format of Port Mode Register 12 (PM12)



PM12n	P12n pin I/O mode selection (n = 0 to 4)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

23.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

(1) Used as reset

- If LVISEL = 0, compares the supply voltage (VDD) and detection voltage (VLVI), generates an internal reset signal when VDD < VLVI, and releases internal reset when VDD ≥ VLVI.
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (V_{EXLVI} = 1.21 V^{Note}), generates an internal reset signal when EXLVI < V_{EXLVI}, and releases internal reset when EXLVI \geq V_{EXLVI}.

(2) Used as interrupt

- If LVISEL = 0, compares the supply voltage (VDD) and detection voltage (VLVI), and generates an interrupt signal (INTLVI) when VDD < VLVI.
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V^{Note}), and generates an interrupt signal (INTLVI) when EXLVI < VEXLVI.

Note This value may change after evaluation.

Remark LVISEL: Bit 2 of low-voltage detection register (LVIM)

23.4.1 When used as reset

*

*

(1) When detecting level of supply voltage (VDD)

- When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD)) (default value).
 - <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
 - <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <5> Use software to wait for an operation stabilization time (10 μ s (TYP.)^{Note}).
 - <6> Wait until it is checked that (supply voltage (V_{DD}) \geq detection voltage (V_{LVI})) by bit 0 (LVIF) of LVIM.
 - <7> Set bit 1 (LVIMD) of LVIM to 1 (generates internal reset signal when supply voltage (V_{DD}) < detection voltage (V_{LVI})).

Figure 23-5 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <7> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <4>.
 - If supply voltage (VDD) ≥ detection voltage (VLVI) when LVIMD is set to 1, an internal reset signal is not generated.

Note This value may change after evaluation.

- When stopping operation Either of the following procedures must be executed.
 - When using 8-bit memory manipulation instruction: Write 00H to LVIM.
 - When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.




Figure 23-5. Timing of Low-Voltage Detector Internal Reset Signal Generation (Detects Level of Supply Voltage (VDD))

- **Notes 1.** The LVIMK flag is set to "1" by **RESET** input.
 - **2.** The LVIF flag may be set (1).
 - 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 21 RESET FUNCTION.
- Remark <1> to <7> in Figure 23-5 above correspond to <1> to <7> in the description of 23.4.1 (1) When detecting level of supply voltage (Vob) When starting operation.

- (2) When detecting level of input voltage from external input pin (EXLVI)
 - When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
 - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <4> Use software to wait for an operation stabilization time (10 μ s (TYP.)^{Note}).
 - <5> Wait until it is checked that (input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V^{Note})) by bit 0 (LVIF) of LVIM.
 - <6> Set bit 1 (LVIMD) of LVIM to 1 (generates internal reset signal when input voltage from external input pin (EXLVI) < detection voltage (VEXLVI = 1.21 V)).

Figure 23-6 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <6> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
 - 2. If input voltage from external input pin (EXLVI) \geq detection voltage (V_{EXLVI} = 1.21 V^{Note}) when LVIMD is set to 1, an internal reset signal is not generated.
 - 3. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

Note This value may change after evaluation.

When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.




Figure 23-6. Timing of Low-Voltage Detector Internal Reset Signal Generation (Detects Level of Input Voltage from External Input Pin (EXLVI))

- **Notes 1.** The LVIMK flag is set to "1" by RESET input.
 - 2. The LVIF flag may be set (1).
 - 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 21 RESET FUNCTION.
- Remark <1> to <6> in Figure 23-6 above correspond to <1> to <6> in the description of 23.4.1 (2) When detecting level of input voltage from external input pin (EXLVI) When starting operation.

23.4.2 When used as interrupt

(1) When detecting level of supply voltage (VDD)

• When starting operation

*

*

- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD)) (default value).
- <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
- <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <5> Use software to wait for an operation stabilization time (10 μ s (TYP.)^{Note}).
- <6> Confirm that "supply voltage (VDD) \geq detection voltage (VLVI)" at bit 0 (LVIF) of LVIM.
- <7> Clear the interrupt request flag of LVI (LVIIF) to 0.
- <8> Release the interrupt mask flag of LVI (LVIMK).
- <9> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when supply voltage (VDD) < detection voltage (VLVI)) (default value).</p>
- <10> Execute the EI instruction (when vector interrupts are used).

Figure 23-7 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <9> above.

Note This value may change after evaluation.

- When stopping operation
 Either of the following procedures must be executed.
 - When using 8-bit memory manipulation instruction: Write 00H to LVIM.
 - When using 1-bit memory manipulation instruction: Clear LVION to 0.




Figure 23-7. Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Supply Voltage (VDD))

- **Notes 1.** The LVIMK flag is set to "1" by RESET input.
 - 2. The LVIF and LVIIF flags may be set (1).
- Remark <1> to <9> in Figure 23-7 above correspond to <1> to <9> in the description of 23.4.2 (1) When detecting level of supply voltage (Vob) When starting operation.

(2) When detecting level of input voltage from external input pin (EXLVI)

- When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
 - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <4> Use software to wait for an operation stabilization time (10 μ s (TYP.)^{Note}).
 - <5> Confirm that "input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V^{Note})" at bit 0 (LVIF) of LVIM.
 - <6> Clear the interrupt request flag of LVI (LVIIF) to 0.
 - <7> Release the interrupt mask flag of LVI (LVIMK).
 - <8> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when supply voltage (V_{DD}) < detection voltage (V_{LVI})) (default value).
 - <9> Execute the EI instruction (when vector interrupts are used).

Figure 23-8 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <8> above.


Note This value may change after evaluation.


Caution Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

• When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.





- **Notes 1.** The LVIMK flag is set to "1" by RESET input.
 - 2. The LVIF and LVIIF flags may be set (1).
- Remark <1> to <8> in Figure 23-8 above correspond to <1> to <8> in the description of 23.4.2 (1) When detecting level of supply voltage (V_{DD}) When starting operation.

23.5 Cautions for Low-Voltage Detector

In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the LVI detection voltage (V_{LVI}), the operation is as follows depending on how the low-voltage detector is used.

(1) When used as reset

The system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below.

(2) When used as interrupt

Interrupt requests may be frequently generated. Take action (2) below.

In this system, take the following actions.

<Action>

(1) When used as reset

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports (see **Figure 23-9**).

(2) When used as interrupt

Check that "supply voltage (V_{DD}) \geq detection voltage (V_{LVI})" in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 0 (LVIIF) of interrupt request flag register 0L (IF0L) to 0 and enable interrupts (EI).


In a system where the supply voltage fluctuation period is long in the vicinity of the LVI detection voltage, wait for the supply voltage fluctuation period, check that "supply voltage (V_{DD}) \geq detection voltage (V_{LVI})" using the LVIF flag, and then enable interrupts (EI).

- **Remark** If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.
 - Supply voltage (VDD) \rightarrow Input voltage from external input pin (EXLVI)
 - Detection voltage (VLVI) \rightarrow Detection voltage (VEXLVI = 1.21 V^{Note})

Note This value may change after evaluation.



• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage



- Notes 1. If reset is generated again during this period, initialization processing is not started.
 - 2. A flowchart is shown on the next page.




Figure 23-9. Example of Software Processing After Reset Release (2/2)

Preliminary User's Manual U17260EJ2V0UD

CHAPTER 24 OPTION BYTE

The 78K0/KE2 has an area called an option byte at address 0080H/1080H^{№0®} of the flash memory. When using the product, be sure to set the following functions by using the option byte.

O Low-speed Ring-OSC oscillation

- Can be stopped by software
- Cannot be stopped
- O Watchdog timer interval time setting
- O Watchdog timer counter operation control
 - Enabled counter operation
 - Disabled counter operation
- O Watchdog timer window open period setting




Figure 24-1. Allocation of Option Byte

Figure 24-2. Format of Option Byte (1/2)

Address: 0080H/1080H^{Note}

7	6	5	4	3	2	1	0
0	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	RINGOSC

WINDOW1	WINDOW0	Watchdog timer window open period
0	0	25%
0	1	50%
1	0	75%
1	1	100% (default)

Note 1080H: Set the option byte when the boot swap is used.

0080H: Set the option byte when the boot swap is not used.

Figure 24-2.	Format of Optio	n Byte (2/2)
--------------	-----------------	--------------

WDTON	Watchdog timer counter control					
0	Counter operation disabled (counting stopped after reset)					
1	1 Counter operation enabled (counting started after reset)					

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time
0	0	0	2 ¹⁰ /f _{RL} (3.88 ms)
0	0	1	2 ¹¹ /f _{RL} (7.76 ms)
0	1	0	2 ¹² /f _{RL} (15.52 ms)
0	1	1	2 ¹³ /f _{RL} (31.03 ms)
1	0	0	2 ¹⁴ /f _{RL} (62.06 ms)
1	0	1	2 ¹⁵ /f _{RL} (124.12 ms)
1	1	0	2 ¹⁶ /f _{RL} (248.24 ms)
1	1	1	2 ¹⁷ /f _{RL} (496.48 ms)

RINGOSC	Low-speed Ring-OSC oscillation
0	Can be stopped by software (stopped when 1 is written to LSRSTOP bit)
1	Cannot be stopped (not stopped even if 1 is written to LSRSTOP bit)

Cautions 1. The combination of WDCS2, WDCS1, WDCS0 = 0, 0, 0 and WINDOW1, WINDOW0 = 0, 0 is prohibited.

- 2. The watchdog timer does not stop during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.
- 3. If RINGOSC = 0 (oscillation can be stopped by software), supply of the count clock to the watchdog timer is stopped in the HALT and STOP modes, regardless of the setting of bit 0 (LSRSTOP) of the Ring-OSC mode register (RCM). If the low-speed Ring-OSC clock is selected for the count clock to 8-bit timer H1, however, the count clock is supplied in the HALT and STOP modes while the low-speed Ring-OSC clock operates (LSRSTOP = 0).
- 4. Be sure to clear bit 7 to 0.

Remarks 1. fRL: Low-speed Ring-OSC clock oscillation frequency

- **2.** (): f_{RL} = 264 kHz (MAX.)
- An example of software coding for setting the option bytes is shown below.
 OPT OSEG AT 0080H
 OPTION: DB 00H ; Set to option byte

CHAPTER 25 FLASH MEMORY

The μ PD78F0531, 78F0532, 78F0533, 78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D incorporate the flash memory to which a program can be written, erased, and overwritten while mounted on the board.

25.1 Internal Memory Size Switching Register

The internal memory capacity can be selected using the internal memory size switching register (IMS). IMS is set by an 8-bit memory manipulation instruction. RESET input sets IMS to CFH.

Caution Be sure to set each product to the values shown in Table 25-1 after a reset release.

5

Figure 25-1. Format of Internal Memory Size Switching Register (IMS)

4

Address: FFF0H	After reset:	CFH	R/W
----------------	--------------	-----	-----

6

7

Symbol IMS

RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0
RAM2	RAM1	RAM0	Ir	nternal high-sp	beed RAM cap	pacity selectio	n
0	0	0	768 bytes				

RAM2	RAM1	RAM0	Internal high-speed RAM capacity selection	
0	0	0	768 bytes	
1	1	0	1024 bytes	
Other than above		ve	Setting prohibited	

3

2

1

0

ROM3	ROM2	ROM1	ROM0	Internal ROM capacity selection
0	1	0	0	16 KB
0	1	1	0	24 KB
1	0	0	0	32 KB
1	1	0	0	48 KB
1	1	1	1	60 KB
	Other th	an above		Setting prohibited

Table 25-1. Internal Memory Size Switching Register Settings

Flash Memory Versions (78K0/KE2)	IMS Setting
μPD78F0531	04H
μPD78F0532	С6Н
μPD78F0533	С8Н
μPD78F0534	ССН
μPD78F0535	CFH
μPD78F0536	CCH ^{Note}
μPD78F0537, 78F0537D	CCH ^{Note}

Note The μ PD78F0536, 78F0537, and 78F0537D have internal ROMs of 96 KB and 128 KB, respectively. However, the set value of IMS of these devices is the same as those of the 48 KB product because banks are used. For how to set the banks, see 25.2 Bank Select Register (μ PD78F0536, 78F0537, and 78F0537D Only).

25.2 Bank Select Register (µPD78F0536, 78F0537, and 78F0537D Only)

The bank area to be used can be set using the bank select register (BANK). BANK is set by an 8-bit memory manipulation instruction. RESET input clears BANK to 00H.

Remark For the bank area, see Figure 3-6 Memory Map (μPD78F0536), Figure 3-7 Memory Map (μPD78F0537), Figure 3-8 Memory Map (μPD78F0537D), and 3.1.2 Bank area (μPD78F0536, 78F0537, and 78F0537D only).

Figure 25-2. Format of Bank Select Register (BANK)

Address: FFF3	3H After re	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BANK	0	0	0	0	0	BANK2	BANK1	BANK0

BANK2	BANK1	BANK0	Bank setting				
			μPD78F0536	μPD78F0537, 78F0537D			
0	0	0	Common area (32 K) + bank are	a 0 (16 K)			
0	0	1	Common area (32 K) + bank are	Common area (32 K) + bank area 1 (16 K)			
0	1	0	Common area (32 K) + bank area 2 (16 K)				
0	1	1	Common area (32 K) + bank area 3 (16 K)				
1	0	0	Setting prohibited Common area (32 K) + bank area 4 (16 K)				
1	0	1	Common area (32 K) + bank area 5 (16 K)				
C	ther than abo	ve	Setting prohibited				

25.3 Internal Expansion RAM Size Switching Register

The internal expansion RAM capacity can be selected using the internal expansion RAM size switching register (IXS).

IXS is set by an 8-bit memory manipulation instruction.

RESET input sets IXS to 0CH.

Caution Be sure to set each product to the values shown in Table 25-2 after a reset release.

Figure 25-3. Format of Internal Expansion RAM Size Switching Register (IXS)

Address: FFF4H After reset: 0CH R/W Symbol 5 3 2 7 6 4 1 0 IXS 0 0 0 IXRAM4 IXRAM3 IXRAM2 IXRAM1 IXRAM0

IXRAM4	IXRAM3	IXRAM2	IXRAM1	IXRAM0	Internal expansion RAM capacity selection
0	1	1	0	0	0 bytes
0	1	0	1	0	1024 bytes
0	1	0	0	0	2048 bytes
0	0	1	0	0	4096 bytes
0	0	0	0	0	6144 bytes
	С	ther than abo	Setting prohibited		

Table 25-2. Internal Expansion RAM Size Switching Register Settings

Flash Memory Versions (78K0/KE2)	IXS Setting
μPD78F0531	0CH
μPD78F0532	
μPD78F0533	
μPD78F0534	0AH
μPD78F0535	08H
μPD78F0536	04H
μPD78F0537, 78F0537D	00H

25.4 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the 78K0/KE2 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the 78K0/KE2 is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Pin Configuration of Dedicated Flash Programmer		With CSI10		With UART6		
Signal Name	I/O	Pin Function	Pin Name Pin No		Pin Name	Pin No.
SI/RxD	Input	Receive signal	SO10/P12	44	TxD6/P13	43
SO/TxD	Output	Transmit signal	SI10/RxD0/P11	45	RxD6/P14	42
SCK	Output	Transfer clock	SCK10/TxD0/P10	46	-	_
CLK	Output	Clock to 78K0/KE2	Note 1	_	EXCLK/X2/P122 ^{Note 2}	10
/RESET	Output	Reset signal	RESET	6	RESET	6
FLMD0	Output	Mode signal	FLMD0	9	FLMD0	9
Vdd	I/O	VDD voltage generation/	Vdd	15	Vdd	15
		power monitoring	EVDD	16	EVDD	16
			AVREF	47	AVREF	47
GND	_	Ground	Vss	13	Vss	13
			EVss	14	EVss	14
			AVss	48	AVss	48


Table 25-3. Wiring Between 78K0/KE2 and Dedicated Flash Programmer

Notes 1. Only the high-speed Ring-OSC clock (fRH) can be used when CSI10 is used.

2. Only the X1 clock (fx) or external main system clock (fEXCLK) can be used when UART6 is used. When using the clock out of the flash programmer, connect CLK and EXCLK of the programmer.

Examples of the recommended connection when using the adapter for flash memory writing are shown below.









Figure 25-5. Example of Wiring Adapter for Flash Memory Writing in UART (UART6) Mode

25.5 Programming Environment

The environment required for writing a program to the flash memory of the 78K0/KE2 is illustrated below.

Figure 25-6. Environment for Writing Program to Flash Memory



A host machine that controls the dedicated flash programmer is necessary.


To interface between the dedicated flash programmer and the 78K0/KE2, CSI10 or UART6 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

25.6 Communication Mode

Communication between the dedicated flash programmer and the 78K0/KE2 is established by serial communication via CSI10 or UART6 of the 78K0/KE2.

(1) CSI10

Transfer rate: 200 kHz to 2 MHz





(2) UART6

Transfer rate: 115200 bps




Figure 25-8. Communication with Dedicated Flash Programmer (UART6)

If FlashPro4 is used as the dedicated flash programmer, FlashPro4 generates the following signal for the 78K0/KE2. For details, refer to the FlashPro4 manual.

FlashPro4			78K0/KE2	Connection	
Signal Name	I/O	Pin Function	Pin Name	CSI10	UART6
FLMD0	Output	Mode signal	FLMD0	O	O
Vdd	I/O	VDD voltage generation/power monitoring	Vdd, EVdd, AVref	O	O
GND	-	Ground	Vss, EVss, AVss	O	O
CLK	Output	Clock output to 78K0/KE2	EXCLK	× ^{Note 1}	O ^{Note 2}
/RESET	Output	Reset signal	RESET	O	O
SI/RxD	Input	Receive signal	SO10/TxD6	O	O
SO/TxD	Output	Transmit signal	SI10/RxD6	0	0
SCK	Output	Transfer clock	SCK10	O	×

Table 25-4. Pin Connection

Notes 1. Only the high-speed Ring-OSC clock (fRH) can be used when CSI10 is used.

2. Only the X1 clock (fx) or external main system clock (fEXCLK) can be used when UART6 is used. When using the clock out of the flash programmer, connect CLK and EXCLK of the programmer.

Remark \bigcirc : Be sure to connect the pin.

O: The pin does not have to be connected if the signal is generated on the target board.

×: The pin does not have to be connected.

25.7 Handling of Pins on Board


To write the flash memory on-board, connectors that connect the dedicated flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

25.7.1 FLMD0 pin

In the normal operation mode, 0 V is input to the FLMD0 pin. In the flash memory programming mode, the V_{DD} write voltage is supplied to the FLMD0 pin. An FLMD0 pin connection example is shown below.





25.7.2 Serial interface pins

The pins used by each serial interface are listed below.

Table 25-5.	Pins Used b	y Each Serial Interface
-------------	-------------	-------------------------

Serial Interface	Pins Used		
CSI10	SO10, SI10, SCK10		
UART6	TxD6, RxD6		

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

(1) Signal collision

If the dedicated flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.






Figure 25-10. Signal Collision (Input Pin of Serial Interface)

In the flash memory programming mode, the signal output by the device collides with the signal sent from the dedicated flash programmer. Therefore, isolate the signal of the other device.


(2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.





If the signal output by the 78K0/KE2 in the flash memory programming mode affects the other device, isolate the signal of the other device.




If the signal output by the dedicated flash programmer in the flash memory programming mode affects the other device, isolate the signal of the other device.

25.7.3 RESET pin

If the reset signal of the dedicated flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the dedicated flash programmer.





In the flash memory programming mode, the signal output by the reset signal generator collides with the signal output by the dedicated flash programmer. Therefore, isolate the signal of the reset signal generator.

25.7.4 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to VDD or Vss via a resistor.

25.7.5 REGC pin

Connect the REGC pin to GND via a capacitor (0.47 µF: target) in the same manner as during normal operation.

25.7.6 Other signal pins

Connect X1 and X2 in the same status as in the normal operation mode when using the on-board clock. To input the operating clock from the programmer, however, connect the clock out of the programmer to EXCLK.

Cautions 1. Only the high-speed Ring-OSC clock (fRH) can be used when CSI10 is used.

2. Only the X1 clock (fx) or external main system clock (fEXCLK) can be used when UART6 is used.

25.7.7 Power supply

To use the supply voltage output of the flash programmer, connect the VDD pin to VDD of the flash programmer, and the Vss pin to GND of the flash programmer.

However, be sure to connect the V_{DD} and V_{SS} pins to V_{DD} and GND of the flash programmer to use the power monitor function with the flash programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

Supply the same other power supplies (EVDD, EVSS, AVREF, and AVSS) as those in the normal operation mode.

25.8 Programming Method

25.8.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.




Figure 25-13. Flash Memory Manipulation Procedure

25.8.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the 78K0/KE2 in the flash memory programming mode. To set the mode, set the FLMD0 pin to V_{DD} and clear the reset signal. Change the mode by using a jumper when writing the flash memory on-board.






Table 25-6. Relationship Between FLMD0 Pin and Operation Mode After Reset Release

FLMD0		Operation Mode	
0		Normal operation mode	
	Vdd	Flash memory programming mode	

25.8.3 Selecting communication mode

In the 78K0/KE2, a communication mode is selected by inputting pulses (up to 11 pulses) to the FLMD0 pin after the dedicated flash memory programming mode is entered. These FLMD0 pulses are generated by the flash programmer.

The following table shows the relationship between the number of pulses and communication modes.

Communication	Standard Setting ^{Note 1}					Pins Used	Peripheral	Number of
Mode	Port	Speed	On Target	Frequency	Multiply Rate		Clock	FLMD0 Pulses
UART	UART-ch0	115200 bps ^{Note 3}	Optional	2 to 16	1.0	TxD6, RxD6	fx	0
(UART6)				MHz			f exclk	3
3-wire serial I/O (CSI10)	SIO-ch0	200 kHz to 2 MHz ^{Note 2}				SO10, SI10, SCK10	frн	8

Table 25-7. Communication M	Modes
-----------------------------	-------

Notes 1. Selection items for Standard settings on FlashPro4.

2. The possible setting range differs depending on the voltage. For details, refer to the chapter of electrical specifications.

3. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.


Caution When UART6 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the FLMD0 pulse has been received.

- Remark fx: X1 clock
 - fexclk: External main system clock
 - fren: High-speed Ring-OSC clock

25.8.4 Communication commands

The 78K0/KE2 communicates with the dedicated flash programmer by using commands. The signals sent from the flash programmer to the 78K0/KE2 are called commands, and the commands sent from the 78K0/KE2 to the dedicated flash programmer are called response commands.

Figure 25-15. Communication Commands



The flash memory control commands of the 78K0/KE2 are listed in the table below. All these commands are issued from the programmer and the 78K0/KE2 perform processing corresponding to the respective commands.

Classification	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory with the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
Blank check	Batch blank check command	Checks the erasure status of the entire memory.
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.
System setting, control	Status read command	Obtains the operation status
	Oscillation frequency setting command	Sets the oscillation frequency
	Erase time setting command	Sets the erase time for batch erase
	Write time setting command	Sets the write time for writing data
	Baud rate setting command	Sets the baud rate when UART is used
	Silicon signature command	Reads the silicon signature information
	Reset command	Escapes from each status

Table 25-8. Flash Memory Control Commands

The 78K0/KE2 return a response command for the command issued by the dedicated flash programmer. The response commands sent from the 78K0/KE2 are listed below.

Command Name	Function
ACK	Acknowledges command/data.
NAK	Acknowledges illegal command/data.


* 25.9 Flash Memory Programming by Self-Writing

The 78K0/KE2 supports a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the 78K0/KE2 self-programming library, it can be used to upgrade the program in the field.


If an interrupt occurs during self-programming, self-programming can be temporarily stopped and interrupt servicing can be executed. To execute interrupt servicing, restore the normal operation mode after self-programming has been stopped, and execute the EI instruction. After the self-programming mode is later restored, self-programming can be resumed.

- **Remark** For details of the self-programming function and the 78K0/KE2 self-programming library, refer to a separate document to be published (document name: 78K0/Kx2 Application Note, release schedule: Pending).
- Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.
 - 2. Input a high level to the FLMD0 pin during self-programming.
 - Be sure to execute the DI instruction before starting self-programming. The self-programming function checks the interrupt request flags (IF0L, IF0H, IF1L, and IF1H). If an interrupt request is generated, self-programming is stopped.
 - 4. Self-programming is also stopped by an interrupt request that is not masked even in the DI status. To prevent this, mask the interrupt by using the interrupt mask flag registers (MK0L, MK0H, MK1L, and MK1H).
 - 5. Self-programming is executed with the high-speed Ring-OSC clock. If the CPU operates with the X1 clock or external main system clock, the oscillation stabilization wait time of the high-speed Ring-OSC clock elapses during self-programming.

(Cautions 6 and 7 are listed on the next page.)



Cautions 6. Locate the entry program for self-programming in the common area of 0000H to 7FFFH.



7. If the flash memory size is 96 KB or 128 KB, specify a flash real address, instead of a CPU address, as a flash write/erase address.

Table 25-10. Correspondence Among Bank Numbers, CPU Addresses, and Flash Real Addresses

(a) µPD78F0536

Bank No.	CPU Address	Real Address of Flash Memory				
-	0000H to 7FFFH (common area)	00000H to 07FFFH				
0	8000H to BFFFH	08000H to 0BFFFH				
1		0C000H to 0FFFFH				
2		10000H to 13FFFH				
3		14000H to 17FFFH				
4 or more	Setting prohibited					

(b) µPD78F0537, 78F0537D

Bank No.	CPU Address	Real Address of Flash Memory
-	0000H to 7FFFH (common area)	00000H to 07FFFH
0	8000H to BFFFH	08000H to 0BFFFH
1		0C000H to 0FFFFH
2		10000H to 13FFFH
3		14000H to 17FFFH
4		18000H to 1BFFFH
5		1C000H to 1FFFFH
6 or more	Setting prohibited	

The procedure of self-programming is illustrated below.




Figure 25-17. Self-Programming Procedure

25.10 Boot Swap Function

The 78K0/KE2 has a boot swap function.

Even if a momentary power failure occurs for some reason while the boot area is being rewritten by selfprogramming and the program in the boot area is lost, the boot swap function can execute the program correctly after re-application of power, reset, and start.


The boot program area of the 78K0/KE2 is as follows: 0000H to 0FFFH are boot cluster 0, and 1000H to 1FFFH are boot cluster 1 (fixed in 4 KB units). Boot clusters 0 and 1 are swapped during boot swapping.

25.10.1 Outline of boot swap function

Before erasing the boot program area by self-programming, write a new boot program to the block to be swapped, and also set the boot flag^{Note}. Even if a momentary power failure occurs, the address is swapped when the system is reset and started next time. Consequently, the above area to be swapped is used as a boot area, and the program is executed correctly. Figure 25-21 shows an image of the boot swap function.


Note The boot flag is controlled by the flash memory control firmware of the 78K0/KE2.

Figure 25-18. Image of Boot Swap Function



(1) If boot swap is not supported





CHAPTER 26 ON-CHIP DEBUG FUNCTION (μ PD78F0537D ONLY)

The μ PD78F0537D uses the V_{DD}, FLMD0, RESET, X1 (or P31), X2 (or P32), and Vss pins to communicate with the host machine via an in-circuit emulator (QB-78K0MINI) for on-chip debugging. Whether X1 and P31, or X2 and P32 are used can be selected.


Caution In the on-chip debug mode, clock is input from the X1 pin.

Remark For details of the on-chip debug function, refer to a separate document to be published (document name, release schedule: Pending).

26.1 Security ID Control Flag and Security ID

The μ PD78F0537D has a security ID control area in 0084H/1084H^{Note} of the flash memory and a security ID setting area in 0085H to 008EH/1085H to 108EH^{Note}.





Note 1084H, 1085H to 108EH: Set the security ID control flag and security ID code when the boot swap is used. 0084H, 0085H to 008EH: Set the security ID control flag and security ID code when the boot swap is not used.

Figure 26-2. Format of Security ID Control Flag

Address: 0084H/1084H^{Note}

7	6	5	4	3	2	1	0
0	0	0	0	0	0	OCDEN1	OCDEN0

OCDEN1	OCDEN0	On-chip debug operation control
0	0	Operation prohibited
0	1	
1	0	Operation enabled. Flash memory data is not erased when authentication of the security ID has failed.
1	1	Operation enabled. Flash memory data is erased when authentication of the security ID has failed.

Note 1084H: Set the security ID control flag when the boot swap is used. 0084H: Set the security ID control flag when the boot swap is not used.

Caution Set this flag to 02H or 03H when performing an on-chip debugging operation with the μ PD78F0537D.

Table 26-1. Security ID Code

Address	Security ID code
0085H to 008EH ^{Note}	Any ID code of 10 bytes
1085H to 108EH ^{Note}	

Note 1085H to 108EH: Set the security ID code when the boot swap is used. 0085H to 008EH: Set the security ID code when the boot swap is not used.

CHAPTER 27 INSTRUCTION SET

This chapter lists each instruction set of the 78K0/KE2 in table form. For details of each operation and operation code, refer to the separate document **78K/0 Series Instructions User's Manual (U12326E)**.

27.1 Conventions Used in Operation List

27.1.1 Operand identifiers and specification methods

Operands are written in the "Operand" column of each instruction in accordance with the specification method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more methods, select one of them. Uppercase letters and the symbols #, !, \$ and [] are keywords and must be written as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to write the #, !, \$, and [] symbols.

For operand register identifiers r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for specification.

Identifier	Specification Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol ^{Note}
sfrp	Special function register symbol (16-bit manipulatable register even addresses only) ^{Note}
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even address only)
addr16	0000H to FFFFH Immediate data or labels
	(Only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or labels
addr5	0040H to 007FH Immediate data or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Table 27-1. Operand Identifiers and Specification Methods

Note Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Remark For special function register symbols, see Table 3-7 Special Function Register List.

27.1.2 Description of operation column

- A: A register; 8-bit accumulator
- X: X register
- B: B register
- C: C register
- D: D register
- E: E register
- H: H register
- L: L register
- AX: AX register pair; 16-bit accumulator
- BC: BC register pair
- DE: DE register pair
- HL: HL register pair
- PC: Program counter
- SP: Stack pointer
- PSW: Program status word
- CY: Carry flag
- AC: Auxiliary carry flag
- Z: Zero flag
- RBS: Register bank select flag
- IE: Interrupt request enable flag
- (): Memory contents indicated by address or register contents in parentheses
- $X_{H},\,X_{L}:\;\;$ Higher 8 bits and lower 8 bits of 16-bit register
- A: Logical product (AND)
- v: Logical sum (OR)
- ↔: Exclusive logical sum (exclusive OR)
- ---: Inverted data
- addr16: 16-bit immediate data or label
- jdisp8: Signed 8-bit data (displacement value)

27.1.3 Description of flag operation column

- (Blank): Not affected
- 0: Cleared to 0
- 1: Set to 1
- ×: Set/cleared according to the result
- R: Previously saved value is restored

27.2 Operation List

Instruction	Mnemonic	c Operands		С	locks	Operation		Flag	g
Group	Winemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
8-bit data	MOV	r, #byte	2	4		r ← byte			
transfer		saddr, #byte	3	6	7	$(saddr) \leftarrow byte$			
		sfr, #byte	3	-	7	$sfr \leftarrow byte$			
		A, r	1	2	-	$A \leftarrow r$			
		r, A Note 3	1	2	-	$r \leftarrow A$			
		A, saddr	2	4	5	$A \leftarrow (saddr)$			
		saddr, A	2	4	5	$(saddr) \gets A$			
		A, sfr	2	-	5	$A \leftarrow sfr$			
		sfr, A	2	-	5	$sfr \leftarrow A$			
		A, !addr16	3	8	9	$A \leftarrow (addr16)$			
		!addr16, A	3	8	9	$(addr16) \leftarrow A$			
		PSW, #byte	3	-	7	$PSW \leftarrow byte$	×	×	×
		A, PSW	2	-	5	$A \leftarrow PSW$			
		PSW, A	2	-	5	$PSW \leftarrow A$	×	×	×
		A, [DE]	1	4	5	$A \leftarrow (DE)$			
		[DE], A	1	4	5	$(DE) \leftarrow A$			
		A, [HL]	1	4	5	$A \leftarrow (HL)$			
		[HL], A	1	4	5	$(HL) \leftarrow A$			
		A, [HL + byte]	2	8	9	$A \leftarrow (HL + byte)$			
		[HL + byte], A	2	8	9	(HL + byte) ← A			
		A, [HL + B]	1	6	7	$A \gets (HL + B)$			
		[HL + B], A	1	6	7	$(HL + B) \leftarrow A$			
		A, [HL + C]	1	6	7	$A \gets (HL + C)$			
		[HL + C], A	1	6	7	$(HL + C) \leftarrow A$			
	ХСН	A, r	1	2	I	$A \leftrightarrow r$			
		A, saddr	2	4	6	$A \leftrightarrow (saddr)$			
		A, sfr	2	-	6	$A \leftrightarrow (sfr)$			
		A, !addr16	3	8	10	$A \leftrightarrow (addr16)$			
		A, [DE]	1	4	6	$A \leftrightarrow (DE)$			
		A, [HL]	1	4	6	$A \leftrightarrow (HL)$			
		A, [HL + byte]	2	8	10	$A \leftrightarrow (HL + byte)$			
		A, [HL + B]	2	8	10	$A \leftrightarrow (HL + B)$			
		A, [HL + C]	2	8	10	$A \leftrightarrow (HL + C)$			

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

- 3. Except "r = A"
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	Fla	ıg
Group	Winemonie	Operands	Dyica	Note 1	Note 2	Operation	Z AC	CY
16-bit data	MOVW	rp, #word	3	6	-	$rp \leftarrow word$		
transfer		saddrp, #word	4	8	10	$(saddrp) \leftarrow word$		
		sfrp, #word	4	-	10	$sfrp \leftarrow word$		
		AX, saddrp	2	6	8	$AX \gets (saddrp)$		
		saddrp, AX	2	6	8	$(saddrp) \leftarrow AX$		
		AX, sfrp	2	-	8	$AX \gets sfrp$		
		sfrp, AX	2	-	8	$sfrp \leftarrow AX$		
		AX, rp	³ 1	4	_	$AX \gets rp$		
		rp, AX	³ 1	4	_	$rp \leftarrow AX$		
		AX, !addr16	3	10	12	$AX \leftarrow (addr16)$		
		!addr16, AX	3	10	12	$(addr16) \leftarrow AX$		
	хснw	AX, rp	³ 1	4	_	$AX \leftrightarrow rp$		
8-bit	ADD	A, #byte	2	4	_	A, CY \leftarrow A + byte	× ×	×
operation		saddr, #byte	3	6	8	(saddr), CY \leftarrow (saddr) + byte	× ×	×
		A, r	4 2	4	_	A, CY \leftarrow A + r	× ×	×
		r, A	2	4	_	$r, CY \leftarrow r + A$	× ×	×
		A, saddr	2	4	5	A, CY \leftarrow A + (saddr)	× ×	×
		A, !addr16	3	8	9	A, CY \leftarrow A + (addr16)	× ×	×
		A, [HL]	1	4	5	A, CY \leftarrow A + (HL)	× ×	×
		A, [HL + byte]	2	8	9	A, CY \leftarrow A + (HL + byte)	× ×	×
		A, [HL + B]	2	8	9	$A,CY \gets A + (HL + B)$	× ×	×
		A, [HL + C]	2	8	9	$A,CY \gets A + (HL + C)$	× ×	×
	ADDC	A, #byte	2	4	_	A, CY \leftarrow A + byte + CY	× ×	×
		saddr, #byte	3	6	8	(saddr), CY \leftarrow (saddr) + byte + CY	× ×	×
		A, r	4 2	4	_	$A,CY \gets A + r + CY$	× ×	×
		r, A	2	4	_	$r,CY \gets r + A + CY$	× ×	×
		A, saddr	2	4	5	A, CY \leftarrow A + (saddr) + CY	× ×	×
		A, !addr16	3	8	9	A, CY \leftarrow A + (addr16) + C	× ×	×
		A, [HL]	1	4	5	$A,CY \gets A + (HL) + CY$	× ×	×
		A, [HL + byte]	2	8	9	A, CY \leftarrow A + (HL + byte) + CY	× ×	×
		A, [HL + B]	2	8	9	$A,CY \gets A + (HL + B) + CY$	× ×	×
		A, [HL + C]	2	8	9	A, CY \leftarrow A + (HL + C) + CY	× ×	×

2. When an area except the internal high-speed RAM area is accessed

3. Only when rp = BC, DE or HL

4. Except "r = A"

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.

Instruction	Magazza	Onerende	Dutes	С	locks	On anotion		Fla	g
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	ССҮ
8-bit	SUB	A, #byte	2	4	_	A, CY \leftarrow A – byte	×	×	×
operation		saddr, #byte	3	6	8	(saddr), CY \leftarrow (saddr) – byte	×	×	×
		A, r	2	4	_	A, CY \leftarrow A – r	×	×	×
		r, A	2	4	_	$r, CY \leftarrow r - A$	×	×	×
		A, saddr	2	4	5	A, CY \leftarrow A – (saddr)	×	×	×
		A, !addr16	3	8	9	A, CY \leftarrow A – (addr16)	×	×	×
		A, [HL]	1	4	5	A, CY \leftarrow A – (HL)	×	×	×
		A, [HL + byte]	2	8	9	A, CY \leftarrow A – (HL + byte)	×	×	×
		A, [HL + B]	2	8	9	A, CY \leftarrow A – (HL + B)	×	×	×
		A, [HL + C]	2	8	9	A, $CY \leftarrow A - (HL + C)$	×	×	×
	SUBC	A, #byte	2	4	_	A, $CY \leftarrow A - byte - CY$	×	×	×
		saddr, #byte	3	6	8	(saddr), CY \leftarrow (saddr) – byte – CY	×	×	×
		A, r	2	4	_	A, $CY \leftarrow A - r - CY$	×	×	×
		r, A	2	4	_	$r,CY \gets r-A-CY$	×	×	×
		A, saddr	2	4	5	A, CY \leftarrow A – (saddr) – CY	×	×	×
		A, !addr16	3	8	9	A, CY \leftarrow A – (addr16) – CY	×	×	×
		A, [HL]	1	4	5	$A,CY \gets A - (HL) - CY$	×	×	×
		A, [HL + byte]	2	8	9	A, CY \leftarrow A – (HL + byte) – CY	×	×	×
		A, [HL + B]	2	8	9	$A,CY \gets A - (HL + B) - CY$	×	×	×
		A, [HL + C]	2	8	9	$A,CY \gets A - (HL + C) - CY$	×	×	×
	AND	A, #byte	2	4	I	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r	2	4	I	$A \leftarrow A \land r$	×		
		r, A	2	4	1	$r \leftarrow r \wedge A$	×		
		A, saddr	2	4	5	$A \leftarrow A \land (saddr)$	×		
		A, !addr16	3	8	9	$A \leftarrow A \land (addr16)$	×		
		A, [HL]	1	4	5	$A \leftarrow A \land (HL)$	×		
		A, [HL + byte]	2	8	9	$A \leftarrow A \land (HL + byte)$	×		
		A, [HL + B]	2	8	9	$A \gets A \land (HL + B)$	×		
		A, [HL + C]	2	8	9	$A \leftarrow A \land (HL + C)$	×		

2. When an area except the internal high-speed RAM area is accessed

3. Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

2. This clock cycle applies to the internal ROM program.

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	Flag
Group	Millemonic	Operands	Dytes	Note 1	Note 2	Operation	Z AC CY
8-bit	OR	A, #byte	2	4	-	$A \leftarrow A \lor byte$	×
operation		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \lor byte$	×
		A, r	2	4	-	$A \leftarrow A \lor r$	×
		r, A	2	4	I	$r \leftarrow r \lor A$	×
		A, saddr	2	4	5	$A \leftarrow A \lor (saddr)$	×
		A, !addr16	3	8	9	$A \leftarrow A \lor (addr16)$	×
		A, [HL]	1	4	5	$A \leftarrow A \lor (HL)$	×
		A, [HL + byte]	2	8	9	$A \leftarrow A \lor (HL + byte)$	×
		A, [HL + B]	2	8	9	$A \leftarrow A \lor (HL + B)$	×
		A, [HL + C]	2	8	9	$A \leftarrow A \lor (HL + C)$	×
	XOR	A, #byte	2	4	I	$A \leftarrow A \leftrightarrow byte$	×
		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) + byte$	×
		A, r	2	4	-	$A \leftarrow A \nleftrightarrow r$	×
		r, A	2	4	I	$r \leftarrow r \nleftrightarrow A$	×
		A, saddr	2	4	5	$A \leftarrow A \leftrightarrow (saddr)$	×
		A, !addr16	3	8	9	$A \leftarrow A \leftrightarrow$ (addr16)	×
		A, [HL]	1	4	5	$A \leftarrow A \nleftrightarrow (HL)$	×
		A, [HL + byte]	2	8	9	$A \leftarrow A \leftrightarrow (HL + byte)$	×
		A, [HL + B]	2	8	9	$A \leftarrow A \nleftrightarrow (HL + B)$	×
		A, [HL + C]	2	8	9	$A \leftarrow A \nleftrightarrow (HL + C)$	×
	СМР	A, #byte	2	4		A – byte	\times \times \times
		saddr, #byte	3	6	8	(saddr) – byte	\times \times \times
		A, r	2	4	-	A – r	\times \times \times
		r, A	2	4	-	r – A	\times \times \times
		A, saddr	2	4	5	A – (saddr)	\times \times \times
		A, !addr16	3	8	9	A – (addr16)	\times \times \times
		A, [HL]	1	4	5	A – (HL)	\times \times \times
		A, [HL + byte]	2	8	9	A – (HL + byte)	\times \times \times
		A, [HL + B]	2	8	9	A – (HL + B)	\times \times \times
		A, [HL + C]	2	8	9	A – (HL + C)	\times \times \times

2. When an area except the internal high-speed RAM area is accessed

- 3. Except "r = A"
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

2. This clock cycle applies to the internal ROM program.

Instruction	Masaasia	On even de	Durtaa	С	locks	On another		Flag	J
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Ζ	AC	CY
16-bit	ADDW	AX, #word	3	6	I	AX, CY \leftarrow AX + word	×	×	×
operation	SUBW	AX, #word	3	6	_	AX, CY \leftarrow AX – word	×	×	×
	CMPW	AX, #word	3	6	1	AX – word	×	×	×
Multiply/	MULU	х	2	16	-	$AX \gets A \times X$			
divide	DIVUW	С	2	25		AX (Quotient), C (Remainder) \leftarrow AX ÷ C			
Increment/	INC	r	1	2	-	r ← r + 1	\times	×	
decrement		saddr	2	4	6	$(saddr) \leftarrow (saddr) + 1$	\times	×	
	DEC	r	1	2		$r \leftarrow r - 1$	×	×	
		saddr	2	4	6	$(saddr) \leftarrow (saddr) - 1$	×	×	
	INCW	rp	1	4	_	$rp \leftarrow rp + 1$			
	DECW	rp	1	4	_	$rp \leftarrow rp - 1$			
Rotate	ROR	A, 1	1	2	1	(CY, A ₇ \leftarrow A ₀ , A _{m-1} \leftarrow A _m) \times 1 time			×
	ROL	A, 1	1	2	_	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$ time			×
	RORC	A, 1	1	2	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$ time			×
	ROLC	A, 1	1	2	1	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1 \text{ time}$			×
	ROR4	[HL]	2	10	12	A3 - 0 ← (HL)3 - 0, (HL)7 - 4 ← A3 - 0, (HL)3 - 0 ← (HL)7 - 4			
	ROL4	[HL]	2	10	12	$A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0}, \\ (HL)_{7-4} \leftarrow (HL)_{3-0}$			
BCD	ADJBA		2	4	1	Decimal Adjust Accumulator after Addition	\times	×	×
adjustment	ADJBS		2	4		Decimal Adjust Accumulator after Subtract	×	×	×
Bit	MOV1	CY, saddr.bit	3	6	7	$CY \leftarrow (saddr.bit)$			×
manipulate		CY, sfr.bit	3	-	7	$CY \leftarrow sfr.bit$			×
		CY, A.bit	2	4		$CY \leftarrow A.bit$			×
		CY, PSW.bit	3	-	7	$CY \leftarrow PSW.bit$			×
		CY, [HL].bit	2	6	7	$CY \leftarrow (HL).bit$			×
		saddr.bit, CY	3	6	8	$(saddr.bit) \leftarrow CY$			
		sfr.bit, CY	3	-	8	$sfr.bit \leftarrow CY$			
		A.bit, CY	2	4	_	$A.bit \gets CY$			
		PSW.bit, CY	3	_	8	$PSW.bit \gets CY$	×	×	
		[HL].bit, CY	2	6	8	(HL).bit \leftarrow CY	1		

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.

Instruction	Masaasia	On even de	Dutes	С	locks	Oneration	Flag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z AC CY
Bit	AND1	CY, saddr.bit	3	6	7	$CY \gets CY \land (saddr.bit)$	×
manipulate		CY, sfr.bit	3	-	7	$CY \gets CY \land sfr.bit$	×
		CY, A.bit	2	4	-	$CY \gets CY \land A.bit$	×
		CY, PSW.bit	3	_	7	$CY \gets CY \land PSW.bit$	×
		CY, [HL].bit	2	6	7	$CY \gets CY \land (HL).bit$	×
	OR1	CY, saddr.bit	3	6	7	$CY \gets CY \lor (saddr.bit)$	×
		CY, sfr.bit	3	_	7	$CY \gets CY \lor sfr.bit$	×
		CY, A.bit	2	4	I	$CY \gets CY \lor A.bit$	×
		CY, PSW.bit	3	-	7	$CY \gets CY \lor PSW.bit$	×
		CY, [HL].bit	2	6	7	$CY \gets CY \lor (HL).bit$	×
	XOR1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \nleftrightarrow (saddr.bit)$	×
		CY, sfr.bit	3	-	7	$CY \gets CY \nleftrightarrow sfr.bit$	×
		CY, A.bit	2	4	I	$CY \leftarrow CY \neq A.bit$	×
		CY, PSW. bit	3	-	7	$CY \gets CY \nleftrightarrow PSW.bit$	×
		CY, [HL].bit	2	6	7	$CY \gets CY \nleftrightarrow (HL).bit$	×
	SET1	saddr.bit	2	4	6	$(saddr.bit) \leftarrow 1$	
		sfr.bit	3	-	8	sfr.bit \leftarrow 1	
		A.bit	2	4	-	A.bit ← 1	
		PSW.bit	2	-	6	PSW.bit ← 1	\times \times \times
		[HL].bit	2	6	8	(HL).bit \leftarrow 1	
	CLR1	saddr.bit	2	4	6	$(saddr.bit) \leftarrow 0$	
		sfr.bit	3	-	8	sfr.bit $\leftarrow 0$	
		A.bit	2	4	-	A.bit $\leftarrow 0$	
		PSW.bit	2	-	6	$PSW.bit \gets 0$	\times \times \times
		[HL].bit	2	6	8	(HL).bit $\leftarrow 0$	
	SET1	CY	1	2	Ι	$CY \leftarrow 1$	1
	CLR1	CY	1	2		$CY \leftarrow 0$	0
	NOT1	CY	1	2	-	$CY \leftarrow \overline{CY}$	×

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.

Instruction	Mnemonic	Operanda	Putoo	С	locks	Operation	I	=lag	J
Group	winemonic	Operands	Bytes	Note 1	Note 2	Operation	Ζ	AC	CY
Call/return	CALL	!addr16	3	7	Ι	$\begin{split} (SP-1) \leftarrow (PC+3)_{H}, (SP-2) \leftarrow (PC+3)_{L}, \\ PC \leftarrow addr16, SP \leftarrow SP-2 \end{split}$			
	CALLF	!addr11	2	5	_	$\begin{split} (SP-1) \leftarrow (PC+2)_{H}, (SP-2) \leftarrow (PC+2)_{L}, \\ PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow addr11, \\ SP \leftarrow SP-2 \end{split}$			
	CALLT	[addr5]	1	6	_	$\begin{split} (SP-1) \leftarrow (PC+1)_{H}, (SP-2) \leftarrow (PC+1)_{L}, \\ PC_{H} \leftarrow (0000000, addr5+1), \\ PC_{L} \leftarrow (0000000, addr5), \\ SP \leftarrow SP-2 \end{split}$			
	BRK		1	6	_	$\begin{split} (SP-1) &\leftarrow PSW, (SP-2) \leftarrow (PC+1)_{H}, \\ (SP-3) &\leftarrow (PC+1)_{L}, PC_{H} \leftarrow (003FH), \\ PC_{L} \leftarrow (003EH), SP \leftarrow SP-3, IE \leftarrow 0 \end{split}$			
	RET		1	6	-	$PC_{H} \leftarrow (SP + 1), PC_{L} \leftarrow (SP),$ $SP \leftarrow SP + 2$			
	RETI		1	6	-	$\begin{array}{l} PC_{H} \leftarrow (SP+1), PC_{L} \leftarrow (SP), \\ PSW \leftarrow (SP+2), SP \leftarrow SP+3 \end{array}$	R	R	R
	RETB		1	6	-	$\begin{array}{l} PC_{H} \leftarrow (SP+1), PC_{L} \leftarrow (SP), \\ PSW \leftarrow (SP+2), SP \leftarrow SP+3 \end{array}$	R	R	R
Stack	PUSH	PSW	1	2	Ι	$(SP-1) \gets PSW, SP \gets SP-1$			
manipulate		rp	1	4	_	$(SP - 1) \leftarrow rp_H, (SP - 2) \leftarrow rp_L,$ $SP \leftarrow SP - 2$			
	POP	PSW	1	2	_	$PSW \leftarrow (SP), SP \leftarrow SP + 1$	R	R	R
		rp	1	4	_	$rp_{H} \leftarrow (SP + 1), rp_{L} \leftarrow (SP),$ $SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	-	10	$SP \leftarrow word$			
		SP, AX	2	-	8	$SP \leftarrow AX$			
		AX, SP	2	-	8	$AX \leftarrow SP$			
Unconditional	BR	!addr16	3	6	-	$PC \leftarrow addr16$			
branch		\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$			
		AX	2	8	-	$PCH \leftarrow A, PC_{L} \leftarrow X$			
Conditional	вс	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
branch	BNC	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
	BZ	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8$ if Z = 1			
	BNZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 0$			

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.

Instruction		Onerrorde	Durtaa	С	locks	Or anti-	Flag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z AC CY
Conditional	вт	saddr.bit, \$addr16	3	8	9	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (saddr.bit) = 1$	
branch		sfr.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1	
		A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1	
		PSW.bit, \$addr16	3	-	9	$PC \leftarrow PC + 3 + jdisp8$ if PSW.bit = 1	
		[HL].bit, \$addr16	3	10	11	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1	
	BF	saddr.bit, \$addr16	4	10	11	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 0	
		sfr.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0	
		A.bit, \$addr16	3	8	I	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0	
		PSW.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8$ if PSW. bit = 0	
		[HL].bit, \$addr16	3	10	11	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 0	
	BTCLR	saddr.bit, \$addr16	4	10	12	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 1 then reset (saddr.bit)	
		sfr.bit, \$addr16	4	-	12	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1 then reset sfr.bit	
		A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1 then reset A.bit	
		PSW.bit, \$addr16	4	-	12	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1 then reset PSW.bit	× × ×
		[HL].bit, \$addr16	3	10	12	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1 then reset (HL).bit	
	DBNZ	B, \$addr16	2	6	-	B ← B – 1, then PC ← PC + 2 + jdisp8 if B \neq 0	
		C, \$addr16	2	6	-	C ← C −1, then PC ← PC + 2 + jdisp8 if C \neq 0	
		saddr, \$addr16	3	8	10	(saddr) ← (saddr) – 1, then PC ← PC + 3 + jdisp8 if (saddr) \neq 0	
CPU	SEL	RBn	2	4	_	RBS1, 0 ← n	
control	NOP		1	2	-	No Operation	
	EI		2	-	6	$IE \leftarrow 1$ (Enable Interrupt)	
	DI		2	-	6	$IE \leftarrow 0$ (Disable Interrupt)	
	HALT		2	6	Ι	Set HALT Mode	
	STOP		2	6	_	Set STOP Mode	

2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

2. This clock cycle applies to the internal ROM program.

27.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand	#byte	A	۲ ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]		1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
х													MULU
С													DIVUW

Note Except "r = A"

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand First Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand First Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand First Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound instruction					BT BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)

Caution These specifications show target values, which may change after device evaluation. The operating voltage range may also change.

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	Vdd			-0.5 to +6.5	V
	EVDD			-0.5 to +6.5	V
	Vss			-0.5 to +0.3	V
	EVss			-0.5 to +0.3	V
	AVREF			-0.5 to V _{DD} + 0.3 ^{Note}	V
	AVss			-0.5 to +0.3	V
Input voltage	Vi1	to P33, P40 to F	0 to P17, P20 to P27, P30 P43, P50 to P53, P70 to 124, P140, P141, X1, X2, ET	-0.3 to V _{DD} + 0.3^{Note}	V
	V ₁₂	P60 to P63 (N-c	ch open drain)	-0.3 to +6.5	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3^{Note}	V
Analog input voltage	Van			-0.3 to AV _{REF} + 0.3^{Note} and -0.3 to V _{DD} + 0.3^{Note}	V
Output current, high	Іон	Per pin		-10	mA
		Total of all pins –80 mA	P00 to P04, P40 to P43, P120 to P124, P130, P140, P141	-25	mA
			P05, P06, P10 to P17, P30 to P33, P50 to P53, P60 to P63, P70 to P77	-55	mA

Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/2)

Note Must be 6.5 V or lower.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	lo∟	Per pin		30	mA
		Total of all pins 200 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	60	mA
			P05, P06, P10 to P17, P30 to P33, P50 to P53, P60 to P63, P70 to P77	140	mA
Operating ambient	TA	In normal opera	tion mode	-40 to +85	°C
temperature		In flash memory programming mode			
Storage temperature	Tstg			-65 to +150	°C

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

X1 Oscillator Characteristics

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 2.3 \text{ V} \le \text{AV}_{\text{REF}} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Vss X1 X2	X1 clock oscillation	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.0		20.0	MHz
	←- □ + C1= C2=	frequency (fx) ^{Note}	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$	2.0		10.0	
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	2.0		5.0	
Crystal resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.0		20.0	MHz
	←- □ + C1= C2=	frequency (fx) ^{Note}	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	2.0		10.0	
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	2.0		5.0	

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. Since the CPU is started by the high-speed Ring-OSC after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Ring-OSC Oscillator Characteristics

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 2.3 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
8 MHz Ring-OSC oscillator	High-speed Ring-OSC clock	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	7.6 ^{Note 2}	8.0 ^{Note 2}	8.4 ^{Note 2}	MHz
	oscillation frequency $(f_{RH})^{Note 1}$	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	T.B.D.	8.0 ^{Note 2}	T.B.D.	MHz
240 kHz Ring-OSC oscillator	Low-speed Ring-OSC clock	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	216	240	264	kHz
	oscillation frequency (frL)	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	T.B.D.	240	T.B.D.	kHz

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. This is the frequency when RSTS (bit 7 of the Ring-OSC mode register (RCM)) = 1. It is 5 MHz (TYP.) when RSTS = 0.

XT1 Oscillator Characteristics

$(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 2.3 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 T	XT1 clock oscillation frequency (fxt) ^{Note}		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (1/4)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)

Parameter	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0	mA
		P10 to P17, P30 to P33,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-2.5	mA
		P40 to P43, P50 to P53, P70 to P77, P120, P130, P140, P141	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-1.0	mA
		Total ^{Note} of P00 to P04,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-20.0	mA
		P40 to P43, P120, P130,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
		P140, P141	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-5.0	mA
		Total ^{Note} of P05, P06,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-30.0	mA
		P10 to P17, P30 to P33,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-19.0	mA
		P50 to P53, P70 to P77	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-10.0	mA
	Іон2	Per pin for P20 to P27	AVREF = VDD			-0.1	mA
	Іонз	Per pin for P121 to P124				-0.1	mA
Output current, low	IOL1	Per pin for P00 to P06,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.5	mA
		P10 to P17, P30 to P33,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
		P40 to P43, P50 to P53, P70 to P77, P120, P130, P140, P141	$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Per pin for P60 to P63	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			15.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Total ^{№te} of P00 to P04,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA
		P40 to P43, P120, P130,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
		P140, P141	$1.8~V \leq V_{\text{DD}} < 2.7~V$			9.0	mA
		Total ^{№te} of P05, P06,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			45.0	mA
		P10 to P17, P30 to P33,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			35.0	mA
		P50 to P53, P60 to P63, P70 to P77	$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			20.0	mA
	IOL2	Per pin for P20 to P27	AV _{REF} = V _{DD}			0.4	mA
	Юцз	Per pin for P121 to P124				0.4	mA

Note Specifications under condition that duty = 70%

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (2/4) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	C	onditions	MIN.	TYP.	MAX.	Unit
Input voltage, high (μPD78F0534, 78F0535,	VIH1	P02, P12, P13, P15, P60 to P63, P121 to	P40 to P43, P50 to P53, P124	0.7Vdd		Vdd	V
78F0536, 78F0537, 78F0537D)	VIH2		6, P10, P11, P14, P16, P17, 777, P120, P140, P141,	0.8Vdd		Vdd	V
VIH3		P20 to P27	AVREF = VDD	0.7AV _{REF}		AVREF	V
Input voltage, high (μPD78F0531, 78F0532,	VIH1	P02 to P06, P12, P13 P50 to P53, P60 to P	0.7Vdd		Vdd	V	
78F0533)	VIH2	P00, P01, P10, P11, P70 to P77, P120, P	0.8Vdd		Vdd	V	
	Vінз	P20 to P27	AVREF = VDD	0.7AV _{REF}		AVREF	V
Input voltage, low (μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D)	VIL1	P02, P12, P13, P15, P60 to P63, P121 to	P40 to P43, P50 to P53, P124	0		0.3Vdd	V
	VIL2	P00, P01, P03 to P0 P30 to P33, P70 to P RESET	0		0.2Vdd	V	
	VIL3	P20 to P27	AV _{REF} = V _{DD}	0		0.3AV _{REF}	V
Input voltage, low (μPD78F0531, 78F0532,	VIL1	P02 to P06, P12, P13 P50 to P53, P60 to P		0		0.3Vdd	V
78F0533)	VIL2	P00, P01, P10, P11, P70 to P77, P120, P	0		0.2Vdd	V	
	VIL3	P20 to P27	AVREF = VDD	0		0.3AV _{REF}	V
Output voltage, high	Vон1	P00 to P06, P10 to P17,	4.0 V \leq V _{DD} \leq 5.5 V, I _{OH1} = -3.0 mA	Vdd - 0.7			V
		P30 to P33, P40 to P43,	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OH1}} = -2.5 \text{ mA}$	Vdd - 0.5			V
		P50 to P53, P70 to P77, P120, P130, P140, P141	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V},$ IOH1 = -1.0 mA	Vdd - 0.5			V
	Vон2	P20 to P27	AV _{REF} = V _{DD} , I _{OH2} = -100 μA	Vdd - 0.5			V
Output voltage, low	Vol1	P00 to P06, P10 to P17,	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol1 = 8.5 mA			0.7	V
		P30 to P33, P40 to P43,	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 1.0 \text{ mA}$			0.5	V
		P50 to P53, P70 to P77, P120, P130, P140, P141	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V},$ $I_{\text{OL1}} = 0.5 \text{ mA}$			0.4	V
	Vol2	P20 to P27	$AV_{REF} = V_{DD},$ Iol2 = 400 μA			0.4	V
	Vol3	P60 to P63	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 15.0 mA			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ \text{mA} \end{array}$			0.4	V
			$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $\text{I}_{\text{OL1}} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V},$ $I_{\text{OL1}} = 2.0 \text{ mA}$			0.4	V

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (3/4)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)

Parameter	Symbol	C	onditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Цінт	P00 to P06, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P60 to P63, P70 to P77, P120, P140, P141	Vi = Vdd				1	μA
	ILIH2	P20 to P27	VI = AVREF = VDD				1	μA
Іцнз		P121 to 124	VI = VDD	I/O port mode			1	μA
		X1, X2, XT1, XT2	VI = VDD	OSC mode			20	μA
Input leakage current, low	ILL1	P00 to P06, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P60 to P63, P70 to P77, P120, P140, P141	VI = VSS				-1	μΑ
		P20 to P27	VI = Vss, A	Vref = Vdd			-1	μA
	Ililis	P121 to 124	VI = Vss	I/O port mode			-1	μA
		X1, X2, XT1, XT2	VI = Vss	OSC mode			-20	μA
Pull-up resistor	Rυ	$V_{I} = V_{DD}$			10	20	100	kΩ
FLMD0 supply voltage	VIL	In normal operation m	node		0		0.2VDD	V
	VIH	In self-programming r	mode		0.8Vdd		Vdd	V

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (4/4) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} = EV_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating mode	$f_{XH} = 20 \text{ MHz}^{Note 2}, \text{ V}_{DD} = 5.0 \text{ V}$		4.7	5.8	mA
current ^{Note 1}			$f_{XH} = 10 \text{ MHz}^{Note 2}, V_{DD} = 5.0 \text{ V}^{Note 3}$		2.5	3.5	mA
			$f_{XH} = 10 \text{ MHz}^{Note 2}, V_{DD} = 3.0 \text{ V}^{Note 3}$		2.1	3.1	mA
			$f_{XH} = 5 \text{ MHz}^{Note 2}, V_{DD} = 3.0 \text{ V}^{Note 3}$		1.5	2.2	mA
			$f_{XH} = 5 \text{ MHz}^{Note 2}, V_{DD} = 2.0 \text{ V}^{Note 3}$		1.2	1.8	mA
			$f_{RH} = 8 \text{ MHz}^{Note 2}, \text{ V}_{DD} = 5.0 \text{ V}$		1.9	2.7	mA
			$f_{SUB} = 32.768 \text{ kHz}^{Note 2}, \text{ V}_{DD} = 5.0 \text{ V}$		17	T.B.D.	μA
	IDD2	HALT mode	$f_{XH} = 20 \text{ MHz}^{Note 2}, \text{ V}_{DD} = 5.0 \text{ V}$		2.2	2.6	mA
			$f_{XH} = 10 \text{ MHz}^{Note 2}, V_{DD} = 5.0 \text{ V}^{Note 3}$		1.0	1.2	mA
			$f_{XH} = 5 \text{ MHz}^{Note 2}, V_{DD} = 3.0 \text{ V}^{Note 3}$		0.55	0.65	mA
			$f_{RH} = 8 MHz^{Note 2}$, $V_{DD} = 5.0 V$		0.6	0.65	mA
			$f_{SUB} = 32.768 \text{ kHz}^{Note 2}, \text{ V}_{DD} = 5.0 \text{ V}$		3.5	T.B.D.	μA
	Іддз	STOP mode	V _{DD} = 5.0 V		1	20	μA
	IADC	A/D converter	During conversion at maximum speed		0.57	1.3	mA
		operating current	Not during conversion		T.B.D.	T.B.D.	mA
	Iwdt	Watchdog timer operating current	During 240 kHz low-speed Ring-OSC operation		5	10	μA
	Ilvi	LVI operating current			9	T.B.D.	μA

Notes 1. Total current flowing through the internal power supply (V_{DD}). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).

- 2. Square-wave input
- **3.** When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
- **Remarks 1.** fxH: High-speed system clock oscillation frequency (X1 clock oscillation frequency or external main system clock oscillation frequency)
 - 2. fRH: High-speed Ring-OSC clock oscillation frequency
 - **3.** fsub: Subsystem clock oscillation frequency (XT1 clock oscillation frequency or external subsystem clock oscillation frequency)

AC Characteristics


(1) Basic operation

$(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 2.3 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions	6	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main	High-speed	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.1		16	μS
instruction execution time)		system	system clock (f _{XH})	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	0.2		16	μS
		clock (fxp) operation		$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$	0.4		16	μS
		Subsystem	n clock (fsuв) operati	on	114	122	125	μS
External main system clock	fexclk	$4.0 \text{ V} \leq V_{DI}$	o ≤ 5.5 V		2.0		20.0	MHz
frequency		$2.7 \text{ V} \leq V_{DI}$	o < 4.0 V		2.0		10.0	MHz
		$1.8 \text{ V} \leq V_{DI}$	o < 2.7 V		2.0		5.0	MHz
External main system clock input high-level width, low-level width	texclkh, texclkl				(1/fexcl.k × 1/2) – 1			ns
External subsystem clock frequency	fexclks				32	32.768	35	kHz
External subsystem clock input high-level width, low-level width	texclksh, texclksl				(1/fexcl.ks × 1/2) – 5			ns
TI000, TI010, TI001 ^{Note 1} , TI011 ^{Note 1} input high-level width,	tтіно, tті∟о	$4.0 \text{ V} \leq \text{V}_{\text{DI}}$	o ≤ 5.5 V		2/f _{sam} + 0.1 ^{Note 2}			μs
low-level width		$2.7 \text{ V} \leq \text{V}_{\text{DI}}$	o < 4.0 V		2/f _{sam} + 0.2 ^{Note 2}			μs
TI50, TI51 input frequency	ft15	$4.0 \text{ V} \leq \text{V}_{\text{DI}}$	o ≤ 5.5 V				20	MHz
		$2.7 \text{ V} \leq V_{DI}$	o < 4.0 V				10	MHz
		$1.8 \text{ V} \leq \text{V}_{DI}$	o < 2.7 V				5	MHz
TI50, TI51 input high-level width,	tтiнs,	$4.0 \ V \leq V_{DI}$	$b \leq 5.5 \text{ V}$		25			ns
low-level width	t ⊤iL5	$2.7 \text{ V} \leq V_{DI}$	o < 4.0 V		50			ns
		$1.8 \text{ V} \leq \text{V}_{\text{DI}}$	o < 2.7 V		100			ns
Interrupt input high-level width, low-level width	tınth, tınt∟				1			μs
Key return input low-level width	t kr				250			ns
RESET low-level width	tRSL				10 ^{Note 3}			μs


Notes 1. μPD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

- 2. Selection of fsam = fPRS, fPRS/4, fPRS/256, or fPRS, fPRS/16, fPRS/64 is possible using bits 0 and 1 (PRM000, PRM001 or PRM010, PRM011) of prescaler mode registers 00 and 01 (PRM00, PRM01). Note that when selecting the TI000 or TI001 valid edge as the count clock, fsam = fPRS.
- 3. Input a low level to the RESET pin upon power application, until the supply voltage rises to 1.8 V or higher.




TCY vs. VDD (Main System Clock Operation)


AC Timing Test Points (Excluding External Main System Clock and External Subsystem Clock)




External Main System Clock Timing, External Subsystem Clock Timing



TI Timing





Note μ PD78F0534, 78F0535, 78F0536, 78F0537, and 78F0537D only.

(2) Serial interface

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

(a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

(b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

(c) IIC0 mode

Parameter	Symbol	Standard Mode		High-Spe	Unit	
		MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fsc∟	0	100	0	400	kHz
Setup time of start/restart condition ^{Note 1}	tsu:sta	4.8	_	0.7	-	μs
Hold time	thd:sta	4.1	_	0.7	-	μs
Hold time when SCL0 = "L"	tLOW	5.0	-	1.25	_	μs
Hold time when SCL0 = "H"	tнigн	5.0	_	1.25	-	μs
Data setup time (reception)	tsu:dat	0	_	0	-	μs
Data hold time (transmission) ^{Note 2}	thd:dat	0.47	4.0	0.23	1.00	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

(d) 3-wire serial I/O mode (master mode, SCK1n... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	t ксү1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	100			ns
		$2.7~\text{V} \leq \text{V}_\text{DD} < 4.0~\text{V}$	200			ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	400			ns
SCK1n high-/low-level width	tкнı, tк∟ı		t _{KCY1} /2 – 10 ^{Note 1}			ns
SI1n setup time (to SCK1n↑)	tsik1		30			ns
SI1n hold time (from $\overline{\text{SCK1n}}$)	tksi1		30			ns
Delay time from $\overline{SCK1n}\downarrow$ to SO1n output	tkso1	$C = 50 \text{ pF}^{Note 2}$			40	ns

Notes 1. This value is when high-speed system clock (fxH) is used.

2. C is the load capacitance of the $\overline{\text{SCK1n}}$ and SO1n output lines.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	t ксү2		400			ns
SCK1n high-/low-level width	tкн2, tк∟2		tксү2/2			ns
SI1n setup time (to SCK1n↑)	tsik2		80			ns
SI1n hold time (from SCK1n↑)	tksi2		50			ns
Delay time from $\overline{SCK1n}\downarrow$ to SO1n output	tkso2	$C = 50 \text{ pF}^{Note}$			120	ns


(e) 3-wire serial I/O mode (slave mode, SCK1n... external clock input)

Note C is the load capacitance of the SO1n output line.

Remark n = 0: μPD78F0531, 78F0532, 78F0533 n = 0, 1: μPD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

Serial Transfer Timing

3-wire serial I/O mode:



Remark m = 1, 2

n = 0: μPD78F0531, 78F0532, 78F0533

n = 0, 1: μ PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D

A/D Converter Characteristics
(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 2.3 V \leq AVREF \leq VDD, VSS = EVSS = AVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				10	bit
Overall error ^{Notes 1, 2}	AINL	$4.0 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			T.B.D.	%FSR
Conversion time	t CONV	$4.0 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$	6.6		30	μs
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$	12.3		30	μs
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$	27		T.B.D.	μs
Zero-scale error ^{Notes 1, 2}	Ezs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			T.B.D.	%FSR
Full-scale error ^{Notes 1, 2}	Ers	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			T.B.D.	%FSR
Integral non-linearity error ^{Note 1}	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±2.5	LSB
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±4.5	LSB
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			T.B.D.	LSB
Differential non-linearity error Note 1	DLE	$4.0 \text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5 \text{ V}$			±1.5	LSB
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±2.0	LSB
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			T.B.D.	%FSR
Analog input voltage	VAIN		AVss		AVREF	V


Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

POC Circuit Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		1.3	1.5	1.7	V
Power supply rise time	tртн	VDD: 0 V \rightarrow 1.7 V		0.5		V/ms
Minimum pulse width	tpw		50			μs

POC Circuit Timing



Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	VLVIO		4.1	4.2	4.3	V
		VLVI1		3.95	4.05	4.15	V
		VLVI2		3.81	3.91	4.01	V
		V _{LVI3}		3.66	3.76	3.86	V
		VLVI4		3.51	3.61	3.71	V
		VLVI5		3.37	3.47	3.57	V
		VLVI6		3.22	3.32	3.42	V
		VLVI7		3.07	3.17	3.27	V
		VLVI8		2.93	3.03	3.13	V
		VLVI9		2.78	2.88	2.98	V
		VLVI10		2.63	2.73	2.83	V
		VLVI11		2.49	2.59	2.69	V
		VLVI12		2.34	2.44	2.54	V
		VLVI13		2.19	2.29	2.39	V
		VLVI14		2.05	2.15	2.25	V
		VLVI15		1.90	2.00	2.10	V
	External input pin ^{Note 1}	EXLVI	EXLVI < VDD		1.21		V
Minimum pulse width		tLw		50			μs
Operation stabilization wait time ^{Note 2}		t lwait			10	T.B.D.	μs


LVI Circuit Characteristics (T_A = -40 to +85°C)

Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization.

Remark $V_{LVI(n-1)} > V_{LVIn}$: n = 1 to 15


LVI Circuit Timing



Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.3 ^{Note}		5.5	V

Note The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



Flash Memory Programming Characteristics

(TA = -40 to +85°C, 2.3 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)

(1) Basic characteristics

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD supply current		Idd	f _{XP} = 10 MHz (TYP.), 20 MHz (MAX.)		4.5	11.0	mA
Erase time ^{Note 1}	Chip unit	Teraca			20	200	ms
	Sector unit	Terasa			20	200	ms
Write time		Twrwa			T.B.D.	T.B.D.	μS
Number of rewrites per chip		Cerwr	1 erase + 1 write after erase = 1 rewrite ^{Note 2}	100			Times

Notes 1. The prewrite time before erasure and the erase verify time (writeback time) are not included.

2. When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.


Remark fxp: Main system clock oscillation frequency

(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time from RESET↑ to FLMD0 count start	Trfcf		4.1		17.1	ms
Count execution time	TCOUNT		10.8		13.2	ms
FLMD0 counter high-/low-level width	Тсн/Тс∟		Tc × 0.45			μS
FLMD0 counter rise/fall time	Tr/Tf		12.5			μs

Remark These values may change after evaluation.

Serial Write Operation



CHAPTER 29 PACKAGE DRAWINGS

For the package drawing of the 78K0/KE2, contact an NEC Electronics sales representative.

CHAPTER 30 CAUTIONS FOR WAIT

30.1 Cautions for Wait

This product has two internal system buses.

One is a CPU bus and the other is a peripheral bus that interfaces with the low-speed peripheral hardware.

Because the clock of the CPU bus and the clock of the peripheral bus are asynchronous, unexpected illegal data may be passed if an access to the CPU conflicts with an access to the peripheral hardware.

When accessing the peripheral hardware that may cause a conflict, therefore, the CPU repeatedly executes processing, until the correct data is passed.

As a result, the CPU does not start the next instruction processing but waits. If this happens, the number of execution clocks of an instruction increases by the number of wait clocks (for the number of wait clocks, see **Table 30-1**). This must be noted when real-time processing is performed.

30.2 Peripheral Hardware That Generates Wait

Table 30-1 lists the registers that issue a wait request when accessed by the CPU, and the number of CPU wait clocks.

Peripheral Hardware	Register	Access	Number of Wait Clocks	
Serial interface UART0	ASISO	Read	1 clock (fixed)	
Serial interface UART6	ASIS6	Read	1 clock (fixed)	
Serial interface	IICSO	Read	1 clock (fixed)	
A/D converter	ADM	Write	1 to 5 clocks (when fAD = fPRS/2 is selected)	
	ADS	Write	1 to 7 clocks (when $f_{AD} = f_{PRS}/3$ is selected)	
	ADPC	Write	1 to 9 clocks (when $f_{AD} = f_{PRS}/4$ is selected) 2 to 13 clocks (when $f_{AD} = f_{PRS}/6$ is selected)	
	ADCR	Read	2 to 17 clocks (when $f_{AD} = f_{PRS}/8$ is selected) 2 to 25 clocks (when $f_{AD} = f_{PRS}/8$ is selected) 2 to 25 clocks (when $f_{AD} = f_{PRS}/12$ is selected)	
	 The above number of clocks is when the same source clock is selected for fcPU and fPRS. The number of clocks can be calculated by the following expression and under the following conditions. <calculating clocks="" number="" of="" wait=""></calculating> Number of wait clocks = {(1/fAD) × 2/(1/fCPU)} + 1 Fraction is truncated if the number of wait clocks ≤ 0.5 and rounded up if the number of wait clocks > fAD: A/D conversion clock frequency (fPRS/2 to fPRS/12) fCPU: CPU clock frequency (fCPU to fCPU/16) fPRS: Peripheral hardware clock frequency <conditions clocks="" for="" maximum="" minimum="" number="" of="" wait=""></conditions> Maximum number of times: Maximum speed of CPU (fCPU), lowest speed of A/D conversion clock (fPRS/ 			

Table 30-1. Registers That Generate Wait and Number of CPU Wait Clocks

Caution When the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped, do not access the registers listed above using an access method in which a wait request is issued.

Remark The clock is the CPU clock (fcPu).

The following development tools are available for the development of systems that employ the 78K0/KE2. Figure A-1 shows the development tool configuration.

• Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT[™] compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.

Windows[™]

*

Unless otherwise specified, "Windows" means the following OSs.

- Windows 98
- Windows Me
- Windows 2000
- Windows XP

Caution For the development tools of the 78K0/KE2, contact an NEC Electronics sales representative.




Figure A-1. Development Tool Configuration

- **Notes 1.** The C library source file is not included in the software package.
 - The project manager PM+ is included in the assembler package. The PM+ is only used for Windows.
 - In-circuit emulator QB-78K0KX2 is supplied with integrated debugger ID78K0-QB, simple flash memory programmer PG-FPL3, power supply unit, and USB interface cable. Any other products are sold separately.

A.1 Software Package

SP78K0	Development tools (software) common to the 78K/0 Series are combined in this package.
78K/0 Series software package	Part number: µS××××SP78K0

Remark ×××× in the part number differs depending on the host machine and OS used.

$\mu S_{\underline{\times \times \times \times}}SP78K0$

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

A.2 Language Processing Software

RA78K0 Assembler package	This assembler converts programs written in mnemonics into object codes executable with a microcontroller.
	This assembler is also provided with functions capable of automatically creating symbol tables and branch instruction optimization.
	This assembler should be used in combination with a device file (DF780547) (sold separately).
	<precaution environment="" in="" pc="" ra78k0="" using="" when=""></precaution>
	This assembler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) on Windows.
	Part number: µS××××RA78K0
CC78K0 C compiler package	This compiler converts programs written in C language into object codes executable with a microcontroller.
	This compiler should be used in combination with an assembler package and device file (both sold separately).
	<precaution cc78k0="" environment="" in="" pc="" using="" when=""></precaution>
	This C compiler package is a DOS-based application. It can also be used in Windows,
	however, by using the Project Manager (included in assembler package) on Windows.
	Part number: µS××××CC78K0
DF780547 ^{Notes 1, 2}	This file contains information peculiar to the device.
Device file	This device file should be used in combination with a tool (RA78K0, CC78K0, SM+, and ID78K0-QB) (all sold separately).
	The corresponding OS and host machine differ depending on the tool to be used.
	Part number: µS××××DF780547
CC78K0-L ^{Note 3}	This is a source file of the functions that configure the object library included in the C
C library source file	compiler package.
	This file is required to match the object library included in the C compiler package to the user's specifications.
	Part number: µS××××CC78K0-L

Notes 1. The DF780547 can be used in common with the RA78K0, CC78K0, SM+, and ID78K0-QB.

- 2. Under development
- 3. The CC78K0-L is not included in the software package (SP78K0).

Remark xxxx in the part number differs depending on the host machine and OS used.

μS××××RA78K0 μS××××CC78K0 μS××××CC78K0-L

 ××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3P17	HP9000 series 700 [™]	HP-UX [™] (Rel. 10.10)	
3K17	SPARCstation™	SunOS [™] (Rel. 4.1.4) Solaris [™] (Rel. 2.5.1)	

μS<u>××××</u>DF780547

××××	Host Machine	OS	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT compatibles	Windows (English version)	

A.3 Control Software

PM+ Project manager	This is control software designed to enable efficient user program development in the Windows environment. All operations used in development of a user program, such as
	starting the editor, building, and starting the debugger, can be performed from the project
	manager.
	<caution></caution>
	The project manager is included in the assembler package (RA78K0).
	It can only be used in Windows.

A.4 Flash Memory Writing Tools

FlashPro4 (part number: FL-PR4, PG-FP4) Flash memory programmer	Flash memory programmer dedicated to microcontrollers with on-chip flash memory.
FlashPro4 (part number: PG-FPL3) Simple flash memory programmer	Simple flash memory programmer dedicated to microcontrollers with on-chip flash memory.
FA-64GB-8EU-A FA-64GC-8BS-A FA-78F0537GK-UET-MX (preliminary name) ^{Note} Flash memory writing adapter	 Flash memory writing adapter used connected to the FlashPro4. FA-64GB-8EU-A: For 64-pin plastic LQFP (GB-UEU type) FA-64GC-8BS-A: For 64-pin plastic LQFP (GC-UBS type) FA-78F0537GK-UET-MX: For 64-pin plastic LQFP (GK-UET type)

Note Under development

Remark FL-PR4, FA-64GB-8EU-A, FA-64GC-8BS-A, and FA-78F0537GK-UET-MX are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

A.5 Debugging Tools (Hardware)

QB-78K0KX2 ^{Notes 1, 2} In-circuit emulator	This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0/Kx2. It corresponds to the integrated debugger (ID78K0-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine.
QB-144-CA-01 Check pin adapter	This check pin adapter is used in waveform monitoring using the oscilloscope, etc.
QB-80-EP-01T Emulation probe	This emulation probe is flexible type and used to connect the in-circuit emulator and target system.
QB-64GB-EA-04T, QB-64GC-EA-03T, QB-64GK-EA-04T Exchange adapter	 This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector. QB-64GB-EA-04T: 64-pin plastic LQFP (GB-UEU type) QB-64GC-EA-03T: 64-pin plastic LQFP (GC-UBS type) QB-64GK-EA-04T: 64-pin plastic LQFP (GK-UET type)
QB-64GB-YS-01T, QB-64GC-YS-01T, QB-64GK-YS-01T Space adapter	 This space adapter is used to adjust the height between the target system and in-circuit emulator. QB-64GB-YS-01T: 64-pin plastic LQFP (GB-UEU type) QB-64GC-YS-01T: 64-pin plastic LQFP (GC-UBS type) QB-64GK-YS-01T: 64-pin plastic LQFP (GK-UET type)
QB-64GB-YQ-01T, QB-64GC-YQ-01T, QB-64GK-YQ-01T YQ connector	This YQ connector is used to connect the target connector and exchange adapter. • QB-64GB-YQ-01T: 64-pin plastic LQFP (GB-UEU type) • QB-64GC-YQ-01T: 64-pin plastic LQFP (GC-UBS type) • QB-64GK-YQ-01T: 64-pin plastic LQFP (GK-UET type)
QB-64GB-HQ-01T, QB-64GC-HQ-01T, QB-64GK-HQ-01T Mount adapter	This mount adapter is used to mount the target device with socket. • QB-64GB-HQ-01T: 64-pin plastic LQFP (GB-UEU type) • QB-64GC-HQ-01T: 64-pin plastic LQFP (GC-UBS type) • QB-64GK-HQ-01T: 64-pin plastic LQFP (GK-UET type)
QB-64GB-NQ-01T, QB-64GC-NQ-01T, QB-64GK-NQ-01T Target connector	This target connector is used to mount on the target system. • QB-64GB-NQ-01T: 64-pin plastic LQFP (GB-UEU type) • QB-64GC-NQ-01T: 64-pin plastic LQFP (GC-UBS type) • QB-64GK-NQ-01T: 64-pin plastic LQFP (GK-UET type)

- **Notes 1.** The QB-78K0KX2 is supplied with a power supply unit and USB interface cable. As control software, integrated debugger ID78K0-QB and simple flash memory programmer PG-FPL3 are supplied.
 - 2. Under development

Remark The packed contents differ depending on the part number, as follows.

Packed Contents Part Number	In-Circuit Emulator	Emulation Probe	Exchange Adapter	YQ Connector	Target Connector
QB-78K0KX2-ZZZ	QB-78K0KX2	None			
QB-78K0KX2-T64GB		QB-80-EP-01T	QB-64GB-EA-04T	QB-64GB-YQ-01T	QB-64GB-NQ-01T
QB-78K0KX2-T64GC			QB-64GC-EA-03T	QB-64GC-YQ-01T	QB-64GC-NQ-01T
QB-78K0KX2-T64GK			QB-64GK-EA-04T	QB-64GK-YQ-01T	QB-64GK-NQ-01T

A.6 Debugging Tools (Software)

SM+ System simulator	The SM+ is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of the SM+ allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality.
	The SM+ should be used in combination with the device file (DF780547) (sold separately). Part number: SM780547-B (preliminary name)
ID78K0-QB Integrated debugger	This debugger supports the in-circuit emulators for the 78K/0 Series. The ID78K0-QB is Windows-based software. It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (sold separately).
	Part number: µSxxxxID78K0-QB

Remark ×××× in the part number differs depending on the host machine and OS used.

μS<u>××××</u>ID78K0-QB

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

APPENDIX B REGISTER INDEX

B.1 Register Index (In Alphabetical Order with Respect to Register Names)

[A]

A/D converter mode register (ADM)	254
A/D port configuration register (ADPC)	
Analog input channel specification register (ADS)	259
Asynchronous serial interface control register 6 (ASICL6)	
Asynchronous serial interface operation mode register 0 (ASIM0)	277
Asynchronous serial interface operation mode register 6 (ASIM6)	
Asynchronous serial interface reception error status register 0 (ASIS0)	279
Asynchronous serial interface reception error status register 6 (ASIS6)	
Asynchronous serial interface transmission status register 6 (ASIF6)	
[B]	
Bank select register (BANK)	491
Baud rate generator control register 0 (BRGC0)	
Baud rate generator control register 6 (BRGC6)	
[C]	
Capture/compare control register 00 (CRC00)	155
Capture/compare control register 01 (CRC01)	
Clock operation mode select register (OSCCTL)	
Clock output selection register (CKS)	
Clock selection register 6 (CKSR6)	
[E]	
د– ا 8-bit A/D conversion result register (ADCRH)	258
8-bit timer compare register 50 (CR50)	
8-bit timer compare register 51 (CR51)	
8-bit timer counter 50 (TM50)	
8-bit timer counter 51 (TM51)	
8-bit timer H carrier control register 1 (TMCYC1)	
8-bit timer H compare register 00 (CMP00)	
8-bit timer H compare register 01 (CMP01)	
8-bit timer H compare register 10 (CMP10)	
8-bit timer H compare register 11 (CMP11)	
8-bit timer H mode register 0 (TMHMD0)	
8-bit timer H mode register 1 (TMHMD1)	
8-bit timer mode control register 50 (TMC50)	
8-bit timer mode control register 51 (TMC51)	
External interrupt falling edge enable register (EGN)	
External interrupt rising edge enable register (EGP)	
rn	

[I]

IIC cloc	k selection register	0 (IICCL0)	 366
			_

IIC control register 0 (IICC0)	
IIC flag register 0 (IICF0)	
IIC function expansion register 0 (IICX0)	
IIC shift register 0 (IIC0)	
IIC status register 0 (IICS0)	
Input switch control register (ISC)	
Internal expansion RAM size switching register (IXS)	
Internal memory size switching register (IMS)	
Interrupt mask flag register 0H (MK0H)	
Interrupt mask flag register 0L (MK0L)	
Interrupt mask flag register 1H (MK1H)	
Interrupt mask flag register 1L (MK1L)	
Interrupt request flag register 0H (IF0H)	
Interrupt request flag register 0L (IF0L)	
Interrupt request flag register 1H (IF1H)	
Interrupt request flag register 1L (IF1L)	431
[K]	
Key return mode register (KRM)	
[L]	
Low-voltage detection level selection register (LVIS)	475
Low-voltage detection register (LVIM)	
[M]	
Main clock mode register (MCM)	
Main OSC control register (MOC)	
Multiplication/division data register A0 (MDA0H, MDA0L)	
Multiplication/division data register B0 (MDB0)	
Multiplier/divider control register 0 (DMUC0)	
[O]	
Oscillation stabilization time counter status register (OSTC)	
Oscillation stabilization time select register (OSTS)	
[P]	
Port mode register 0 (PM0)	110 162 339
Port mode register 1 (PM1)	
Port mode register 2 (PM2)	
Port mode register 3 (PM3)	
Port mode register 4 (PM4)	
Port mode register 5 (PM5)	
Port mode register 6 (PM6)	
Port mode register 7 (PM7)	
Port mode register 12 (PM12)	
Port mode register 12 (PM12)	
Port register 0 (P0)	
Port register 1 (P1)	

Port register 2 (P2)	113
Port register 3 (P3)	113
Port register 4 (P4)	113
Port register 5 (P5)	113
Port register 6 (P6)	113
Port register 7 (P7)	113
Port register 12 (P12)	113
Port register 13 (P13)	113
Port register 14 (P14)	113
Prescaler mode register 00 (PRM00)	159
Prescaler mode register 01 (PRM01)	159
Priority specification flag register 0H (PR0H)	434
Priority specification flag register 0L (PR0L)	434
Priority specification flag register 1H (PR1H)	434
Priority specification flag register 1L (PR1L)	434
Processor clock control register (PCC)	119
Pull-up resistor option register 0 (PU0)	114
Pull-up resistor option register 1 (PU1)	114
Pull-up resistor option register 3 (PU3)	114
Pull-up resistor option register 4 (PU4)	114
Pull-up resistor option register 5 (PU5)	114
Pull-up resistor option register 7 (PU7)	114
Pull-up resistor option register 12 (PU12)	114
Pull-up resistor option register 14 (PU14)	114

[R]

Receive buffer register 0 (RXB0)	276
Receive buffer register 6 (RXB6)	300
Remainder data register 0 (SDR0)	418
Reset control flag register (RESF)	467
Ring-OSC mode register (RCM)	121

[S]

Serial clock selection register 10 (CSIC10)	337
Serial clock selection register 11 (CSIC11)	337
Serial I/O shift register 10 (SIO10)	334
Serial I/O shift register 11 (SIO11)	334
Serial operation mode register 10 (CSIM10)	335
Serial operation mode register 11 (CSIM11)	335
16-bit timer capture/compare register 000 (CR000)	149
16-bit timer capture/compare register 001 (CR001)	149
16-bit timer capture/compare register 010 (CR010)	151
16-bit timer capture/compare register 011 (CR011)	151
16-bit timer counter 00 (TM00)	149
16-bit timer counter 01 (TM00)	149
16-bit timer mode control register 00 (TMC00)	152

16-bit timer mode control register 01 (TMC01)	152
16-bit timer output control register 00 (TOC00)	156
16-bit timer output control register 01 (TOC01)	156
Slave address register 0 (SVA0)	354

[T]

10-bit A/D conversion result register (ADCR)	
Timer clock selection register 50 (TCL50)	
Timer clock selection register 51 (TCL51)	
Transmit buffer register 10 (SOTB10)	
Transmit buffer register 11 (SOTB11)	
Transmit buffer register 6 (TXB6)	
Transmit shift register 0 (TXS0)	276

[W]

Watch timer operation mode register (WTM)	235
Watchdog timer enable register (WDTE)	242

B.2 Register Index (In Alphabetical Order with Respect to Register Symbol)

[A]		
ADCR:	10-bit A/D conversion result register	257
ADCRH:	8-bit A/D conversion result register	
ADM:	A/D converter mode register	
ADPC:	A/D port configuration register	
ADS:	Analog input channel specification register	
ASICL6:	Asynchronous serial interface control register 6	
ASIF6:	Asynchronous serial interface transmission status register 6	
ASIM0:	Asynchronous serial interface operation mode register 0	
ASIM6:	Asynchronous serial interface operation mode register 6	
ASIS0:	Asynchronous serial interface reception error status register 0	
ASIS6:	Asynchronous serial interface reception error status register 6	
[D]		
[B] BANK:	Bank select register	101
BRGC0:	Baud rate generator control register 0	
BRGC0:	Baud rate generator control register 6	
DRGCO.		
[C]		
CKS:	Clock output selection register	248
CKSR6:	Clock selection register 6	
CMP00:	8-bit timer H compare register 00	211
CMP01:	8-bit timer H compare register 01	211
CMP10:	8-bit timer H compare register 10	211
CMP11:	8-bit timer H compare register 11	211
CR000:	16-bit timer capture/compare register 000	149
CR001:	16-bit timer capture/compare register 001	149
CR010:	16-bit timer capture/compare register 010	151
CR011:	16-bit timer capture/compare register 011	151
CR50:	8-bit timer compare register 50	193
CR51:	8-bit timer compare register 51	193
CRC00:	Capture/compare control register 00	155
CRC01:	Capture/compare control register 01	155
CSIC10:	Serial clock selection register 10	
CSIC11:	Serial clock selection register 11	
CSIM10:	Serial operation mode register 10	
CSIM11:	Serial operation mode register 11	
[D]		
DMUC0:	Multiplier/divider control register 0	
[E]	-	
EGN:	External interrupt falling edge enable register	
EGP:	External interrupt rising edge enable register	435

[1]		
IF0H:	Interrupt request flag register 0H	431
IF0L:	Interrupt request flag register 0L	431
IF1H:	Interrupt request flag register 1H	431
IF1L:	Interrupt request flag register 1L	431
IIC0:	IIC shift register 0	
IICC0:	IIC control register 0	
IICCL0:	IIC clock selection register 0	
IICF0:	IIC flag register 0	
IICS0:	IIC status register 0	
IICX0:	IIC function expansion register 0	
IMS:	Internal memory size switching register	
ISC:	Input switch control register	
IXS:	Internal expansion RAM size switching register	
[K]		
KRM:	Key return mode register	
[L]		
LVIM:	Low-voltage detection register	474
LVIS:	Low-voltage detection level selection register	
[M]		
MCM:	Main clock mode register	
MDA0H:	Multiplication/division data register A0	
MDA0L:	Multiplication/division data register A0	418
MDB0:	Multiplication/division data register B0	419
MK0H:	Interrupt mask flag register 0H	
MK0L:	Interrupt mask flag register 0L	
MK1H:	Interrupt mask flag register 1H	
MK1L:	Interrupt mask flag register 1L	
MOC:	Main OSC control register	123
[0]		
OSCCTL:	Clock operation mode select register	
OSTC:	Oscillation stabilization time counter status register	
OSTS:	Oscillation stabilization time select register	126, 448
[P]		
P0:	Port register 0	
P1:	Port register 1	
P2:	Port register 2	
P3:	Port register 3	
P4:	Port register 4	
P5:	Port register 5	
P6:	Port register 6	
P7:	Port register 7	
P12:	Port register 12	113

P13:	Port register 13	
P14:	Port register 14	
PCC:	Processor clock control register	
PM0:	Port mode register 0	
PM1:	Port mode register 1	
PM2:	Port mode register 2	
PM3:	Port mode register 3	
PM4:	Port mode register 4	
PM5:	Port mode register 5	
PM6:	Port mode register 6	
PM7:	Port mode register 7	
PM12:	Port mode register 12	
PM14:	Port mode register 14	
PR0H:	Priority specification flag register 0H	
PR0L:	Priority specification flag register 0L	
PR1H:	Priority specification flag register 1H	
PR1L:	Priority specification flag register 1L	
PRM00:	Prescaler mode register 00	
PRM01:	Prescaler mode register 01	
PU0:	Pull-up resistor option register 0	
PU1:	Pull-up resistor option register 1	
PU3:	Pull-up resistor option register 3	
PU4:	Pull-up resistor option register 4	
PU5:	Pull-up resistor option register 5	
PU7:	Pull-up resistor option register 7	
PU12:	Pull-up resistor option register 12	
PU14:	Pull-up resistor option register 14	
[R]		
RCM:	Ring-OSC mode register	
RESF:	Reset control flag register	
RXB0:	Receive buffer register 0	
RXB6:	Receive buffer register 6	
[6]		
[S] SDR0:	Remainder data register 0	419
SIO10:	Serial I/O shift register 10	
SIO10. SIO11:	Serial I/O shift register 11	
SOTB10:	Transmit buffer register 10	
SOTB10:	Transmit buffer register 11	
SVA0:	Slave address register 0	
[T]	-	
TCL50:	Timer clock selection register 50	
TCL51:	Timer clock selection register 51	
TM00:	16-bit timer counter 00	
TM01:	16-bit timer counter 01	

TM50:	8-bit timer counter 50	192
TM51:	8-bit timer counter 51	
TMC00:	16-bit timer mode control register 00	152
TMC01:	16-bit timer mode control register 01	152
TMC50:	8-bit timer mode control register 50	196
TMC51:	8-bit timer mode control register 51	196
TMCYC1:	8-bit timer H carrier control register 1	216
TMHMD0:	8-bit timer H mode register 0	212
TMHMD1:	8-bit timer H mode register 1	212
TOC00:	16-bit timer output control register 00	156
TOC01:	16-bit timer output control register 01	156
TXB6:	Transmit buffer register 6	300
TXS0:	Transmit shift register 0	276
[W]		
WDTE:	Watchdog timer enable register	242

WTM:

C.1 Major Revisions in This Edition

 \star

Page	Description
Throughout	Addition of only μ PD78F0537D as on-chip debug function model
р. 19	Addition of Caution 3 to 1.4 Pin Configuration (Top View)
p. 29	Addition of description of EXSCL0 to (2) Non-port pins in 2.1 Pin Function List
р. 33	Addition of Caution to (2) Control mode in 2.2.3 P20 to P27 (port 2)
p. 34	Addition of description to (c) EXSCL0 of (2) Control mode in 2.2.7 P60 to P63 (port 6)
р. 38	Addition of Note 2 to Table 2-2 Pin I/O Circuit Types
р. 53	Addition of Cautions 1, 2, and 3 to 3.1.2 Bank area (#PD78F0536, 78F0537, and 78F0537D only)
pp. 73, 466, 504 in old edition	Deletion of descriptions of the FLPMC, PFCMD, and PFS registers
р. 103	Addition of Remark to 4.2.7 Port 6
p. 111	Modification of output latch setting of P60 and P61 in Table 4-4 Settings of Port Mode Register and Output Latch When Using Alternate Function
р. 124	Addition of Cautions 2 and 3 to Figure 5-6 Format of Clock Operation Mode Select Register (OSCCTL)
p. 182 p. 184	 6.4.6 One-shot pulse output operation Modification of Caution 1 in (1) One-shot pulse output with software trigger Modification of Caution in (2) One-shot pulse output with external trigger
р. 187	Modification of (a) One-shot pulse output by software and (b) One-shot pulse output with external trigger of (5) Re-triggering one-shot pulse in 6.5 Cautions for 16-Bit Timer/Event Counters 00 and 01
p. 307	Modification of Caution in (6) Asynchronous serial interface control register 6 (ASICL6) of 14.3 Registers Controlling Serial Interface UART6
р. 308	Modification of Cautions 1, 2, and 4 in Figure 14-10 Format of Asynchronous Serial Interface Control Register 6 (ASICL6)
p. 369	Modification of description in (7) Port mode register 6 (PM6) of 16.3 Registers to Control Serial Interface IIC0
pp. 385, 386	Addition of "WREL0 = WTIM0 = 1" to "ACKE0 = 0" in Figure 16-23 Master Operation Flowchart (1) and Figure 16-24 Master Operation Flowchart (2)
pp. 453, 457, 458	Modification of 20.2.1 HALT mode
р. 456	Addition of Caution 4 to Table 20-3 Operating Statuses in STOP Mode
р. 469	Addition of Note to Figure 22-2 Timing of Internal Reset Signal Generation in Power-on-Clear Circuit
pp. 474, 477, 479, 481, 483	Change of value of operation stabilization time in CHAPTER 23 LOW-VOLTAGE DETECTOR to 10 μ s (TYP.) and addition of Note "This value may change after evaluation."
p. 504	Modification of description in 25.9 Flash Memory Programming by Self-Writing
p. 508	Total revision of CHAPTER 26 ON-CHIP DEBUG FUNCTION (#PD78F0537D ONLY)
p. 523	Total revision of CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)
p. 543	Total revision of APPENDIX A DEVELOPMENT TOOLS